

### GS9090A GenLINX® III 270Mb/s Deserializer

### **Key Features**

- SMPTE 259M-C compatible descrambling and NRZI to NRZ decoding (with bypass)
- DVB-ASI 8b/10b decoding
- Integrated line-based FIFO for data alignment/delay, clock phase interchange, DVB-ASI data packet extraction and clock rate interchange, and ancillary data packet extraction
- Integrated VCO and reclocker
- Single serial digital input buffer with wide input sensitivity and common mode point
- User selectable additional processing features including:
  - TRS, ANC data checksum, and EDH CRC error detection and correction
  - programmable ANC data detection
  - illegal code remapping
- Internal flywheel for noise immune H, V, F extraction
- Automatic standards detection and indication
- Enhanced Gennum Serial Peripheral Interface (GSPI)
- JTAG test interface
- Polarity insensitive for DVB-ASI and SMPTE signals
- +1.8V core power supply with optional +1.8V or +3.3V
   I/O power supply
- Small footprint (8mm x 8mm)
- Low power operation (typically 145mW)
- Pb-free and RoHS compliant

### **Applications**

- SMPTE 259M-C Serial Digital Interfaces
- DVB-ASI Serial Digital Interfaces

### **Description**

The GS9090A is a 270Mb/s reclocking deserializer with an internal FIFO. When used in conjunction with one of Gennum's SDI Cable Equalizers, a receive solution for SD-SDI and DVB-ASI applications can be realized.

In addition to reclocking and deserializing the input data stream, the GS9090A performs NRZI-to-NRZ decoding, descrambling as per SMPTE 259M-C, and word alignment when operating in SMPTE mode. When operating in DVB-ASI mode, the device will word align the data to K28.5 sync characters and 8b/10b decode the received stream.

The integrated reclocker features a very wide Input Jitter Tolerance, and is fully compatible with both SMPTE and DVB-ASI input streams.

The GS9090A includes a range of data processing functions such as error detection and correction, automatic standards detection, and EDH support. The device can also detect and extract SMPTE 352M payload identifier packets and independently identify the received video standard. This information is read from internal registers via the host interface port.


TRS errors, EDH CRC errors, and ancillary data checksum errors can all be detected and corrected. A single DATA\_ERROR pin is provided which is an inverted logical 'OR'ing of all detectable errors. Individual error status is stored in internal 'ERROR\_STATUS' registers.

The GS9090A also incorporates a video line-based FIFO. This FIFO may be used in four user-selectable modes to carry out tasks such as data alignment / delay, clock phase interchange, MPEG packet extraction and clock rate interchange, and ancillary data packet extraction.

Parallel data outputs are provided in 10-bit multiplexed format, with the associated parallel clock output signal operating at 27MHz.

The GS9090A is Pb-free, and the encapsulation compound does not contain halogenated flame retardant (RoHS compliant).

### **GS9090A Functional Block Diagram**



### **Revision History**

Version	ECR	PCN	Date	Changes and/or Modifications
7	154185	-	May 2010	Converted document back to Data Sheet.
6	152802	-	October 2009	Changed 6.1 Package Dimensions.
5	152067	-	June 2009	Removed 'Proprietary and Confidential' footer.
4	150197	50711	July 2008	DVB_ASI operation specification change in Auto mode.
3	143053	42121	November 2006	Updated Figure 6-2 Pb-free solder reflow profile to 260°C.
2	141671	40050	August 2006	Removed 'Proprietary and Confidential' footer. Added note on DVB-ASI functionality up to 35Mb/s in Section 3.7.
1	139624	39274	April 2006	Corrected termination dimensional tolerance on packaging diagram.
0	138238	-	February 2006	New Document.



### **Contents**

Key Features	
Applications	1
Description	1
GS9090A Functional Block Diagram	2
Revision History	2
1. Pin Out	5
1.1 Pin Assignment	5
1.2 Pin Descriptions	6
2. Electrical Characteristics	12
2.1 Absolute Maximum Ratings	12
2.2 DC Electrical Characteristics	12
2.3 AC Electrical Characteristics	13
2.4 Host Interface Map	15
2.4.1 Host Interface Map (R/W registers)	17
2.4.2 Host Interface Map (Read only registers)	19
3. Detailed Description	21
3.1 Functional Overview	21
3.2 Serial Digital Input	22
3.3 Clock and Data Recovery	22
3.3.1 Internal VCO and Phase Detector	22
3.4 Serial-To-Parallel Conversion	22
3.5 Modes Of Operation	22
3.5.1 Lock Detect	23
3.5.2 Auto Mode	25
3.5.3 Manual Mode	26
3.6 SMPTE Functionality	26
3.6.1 SMPTE Descrambling and Word Alignment	26
3.6.2 Internal Flywheel	27
3.6.3 Switch Line Lock Handling	27
3.6.4 HVF Timing Signal Generation	
3.7 DVB-ASI Functionality	29
3.7.1 DVB-ASI 8b/10b Decoding	
3.7.2 Status Signal Outputs	30
3.8 Data-Through functionality	30
3.9 Additional Processing Features	30
3.9.1 FIFO Load Pulse	30
3.9.2 Ancillary Data Detection and Indication	31
3.9.3 EDH Packet Detection	33
3.9.4 EDH Flag Detection	34
3.9.5 SMPTE 352M Payload Identifier	37
3.9.6 Automatic Video Standard and Data Format Detection	38
3.9.7 Error Detection and Indication	39



3.9.8 Error Correction and Insertion	44
3.10 Internal FIFO Operation	47
3.10.1 Video Mode	47
3.10.2 DVB-ASI Mode	49
3.10.3 Ancillary Data Extraction Mode	52
3.10.4 Bypass Mode	55
3.11 Parallel Data Outputs	56
3.11.1 Parallel Data Bus	56
3.11.2 Parallel Output in SMPTE Mode	57
3.11.3 Parallel Output in DVB-ASI Mode	57
3.11.4 Parallel Output in Data-Through Mode	57
3.12 Programmable Multi-Function Outputs	57
3.13 Low-latency Mode	59
3.14 GSPI Host Interface	60
3.14.1 Command Word Description	61
3.14.2 Data Read and Write Timing	61
3.14.3 Configuration and Status Registers	63
3.15 Reset Operation	64
3.16 JTAG Operation	64
3.17 Device Power Up	65
4. References & Relevant Standards	66
5. Application Information	67
5.1 Typical Application Circuit (Part A)	67
5.2 Typical Application Circuit (Part B)	68
6. Package $\delta$ Ordering Information	69
6.1 Package Dimensions	69
6.2 Recommended PCB Footprint	70
6.3 Packaging Data	70
6.4 Solder Reflow Profiles	71
6.5 Ordering Information	72



### 1. Pin Out

### 1.1 Pin Assignment




Figure 1-1: Pin Assignment



### **1.2 Pin Descriptions**

**Table 1-1: Pin Descriptions** 

Pin Number	Name	Timing	Туре	Description	
1	LF-	Analog	Input	Loop filter component connection. Connect to pin 56 (LF+) as shown in Typical Application Circuit (Part B) on page 68.	
2	PLL_GND	Analog	Input Power	Ground connection for phase-locked loop. Connect to GND.	
3	PLL_VDD	Analog	Input Power	Power supply connection for phase-locked loop. Connect to +1.8V DC.	
4	BUFF_VDD	Analog	Input Power	Power supply connection for digital input buffers.  When DDI/DDI are AC coupled, this pin should be left unconnected to Handwith the DDI/DDI are DC coupled, this pin should be connected to Handwith the Handwith th	
5, 6	DDI, <del>DDI</del>	Analog	Input	Serial digital differential input pair.	
7	BUFF_GND	Analog	Input Power	Ground connection for serial digital input buffer. Connect to GND.	
8	TERM	Analog	Input	Termination for serial digital input. AC couple to BUFF_GND	
9, 11	NC	-	_	No connect.	
10	VBG	Analog	Input	Bandgap filter capacitor. Connect to GND as shown in Typical Application Circuit (Part B) on page 68.	
12	IOPROC_EN	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal Levels are LVCMOS / LVTTL compatible. Used to enable or disable the I/O processing features. When set HIGH, the following I/O processing features of the device are enabled:  • Illegal Code Remapping • EDH CRC Error Correction • Ancillary Data Checksum Error Correction • TRS Error Correction • EDH Flag Detection To enable a subset of these features, keep the IOPROC_EN pin HIGH and disable the individual feature(s) in the IOPROC_DISABLE register accessible via the host interface. When set LOW, the device will enter low-latency mode. NOTE: When the internal FIFO is configured for Video mode or Ancillary Data Extraction mode, the IOPROC_EN pin must be set HIGH (see Internal FIFO Operation on page 47).	



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
13	JTAG/ <del>HOST</del>	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				Used to select JTAG Test Mode or Host Interface Mode.
				When set HIGH, CS_TMS, SCLK_TCK, SDOUT_TDO, and SDIN_TDI are configured for JTAG boundary scan testing.
				When set LOW, CS_TMS, SCLK_TCK, SDOUT_TDO, and SDIN_TDI are configured as GSPI pins for normal host interface operation.
14	RESET	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				Used to reset the internal operating conditions to default setting or to reset the JTAG test sequence.
				Host Mode (JTAG/HOST = LOW):  When asserted LOW, all functional blocks will be set to default conditions and all output signals become high impedance with the exception of the STAT pins and the DATA_ERROR pin which will maintain the last state they were in for the duration that RESET is asserted.
				JTAG Test Mode (JTAG/HOST = HIGH): When asserted LOW, all functional blocks will be set to default and the JTAG test sequence will be held in reset.
				When set HIGH, normal operation of the JTAG test sequence resumes.
				NOTE: See Device Power Up on page 65 for power on reset requirements.
15, 45	CORE_VDD	Non	Input	Power supply for digital logic blocks. Connect to +1.8V DC.
		Synchronous	Power	NOTE: For power sequencing requirements please see Device Power Up on page 65.
16	CS_TMS	Synchronous with	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
		SCLK_TCK		Chip Select / Test Mode Select
				Host Mode (JTAG/ $\overline{HOST}$ = LOW): $\overline{CS}$ _TMS operates as the host interface chip select, $\overline{CS}$ , and is active LOW.
				JTAG Test Mode (JTAG/ $\overline{\text{HOST}}$ = HIGH): $\overline{\text{CS}}_{\text{TMS}}$ operates as the JTAG test mode select, TMS, and is active HIGH.
17	SCLK_TCK	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				Serial Data Clock / Test Clock. All JTAG / Host Interface address and data are shifted into/out of the device synchronously with this clock.
				Host Mode (JTAG/HOST = LOW):  SCLK_TCK operates as the host interface serial data clock, SCLK.  JTAG Test Mode (JTAG/HOST = HIGH):  SCLK_TCK operates as the JTAG test clock, TCK.
18, 48	CORE_GND	Non Synchronous	Input Power	Ground connection for digital logic blocks. Connect to GND.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
19	SDOUT_TDO	Synchronous with	Output	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
		SCLK_TCK		Serial Data Output / Test Data Output
				Host Mode (JTAG/HOST = LOW): SDOUT_TDO operates as the host interface serial output, SDOUT, used to read status and configuration information from the internal registers of the device.
				JTAG Test Mode (JTAG/ <del>HOST</del> = HIGH): SDOUT_TDO operates as the JTAG test data output, TDO.
20	SDIN_TDI	Synchronous with	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
		SCLK_TCK		Serial Data Input / Test Data Input
				Host Mode (JTAG/HOST = LOW): SDIN_TDI operates as the host interface serial input, SDIN, used to write address and configuration information to the internal registers of the device.
				JTAG Test Mode (JTAG/ <del>HOST</del> = HIGH): SDIN_TDI operates as the JTAG test data input, TDI.
21, 29, 43	IO_VDD	Non	Input	Power supply for digital I/O.
		Synchronous	Power	For a 3.3V tolerant I/O, connect pins to either +1.8V DC or +3.3V DC.
				For a 5V tolerant I/O, connect pins to a +3.3V DC.
				NOTE: For power sequencing requirements please see Device Power Up on page 65.
22	DATA_ERROR	Synchronous with PCLK	Output	STATUS SIGNAL OUTPUT. Signal levels are LVCMOS / LVTTL compatible.
				The DATA_ERROR signal will be LOW when an error within the received data stream has been detected by the device. This pin is an inverted logical 'OR'ing of all detectable errors listed in the internal ERROR_STATUS register.
				Once an error is detected, DATA_ERROR will remain LOW until the start of the next video frame / field, or until the ERROR_STATUS register is read via the host interface.
				The DATA_ERROR signal will be HIGH when the received data stream has been detected without error.
				NOTE: It is possible to program which error conditions are monitored by the device by setting appropriate bits in the ERROR_MASK register HIGH. All error conditions are detected by default.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
23, 25, 26, 27	STAT[0:3]	Synchronous with PCLK or	Output	MULTI FUNCTION I/O PORT Signal levels are LVCMOS / LVTTL compatible.
		RD_CLK		Programmable multi-function outputs. By programming the bits is the IO_CONFIG register, each pin can output one of the following signals:
				• H
				• V
				• <u>F</u>
				• FIFO_LD
				• ANC_DETECT
				• EDH_DETECT
				• FIFO_FULL
				FIFO_EMPTY  These pins are set to certain default values depending on the
				These pins are set to certain default values depending on the configuration of the device and the internal FIFO mode selected.  See Programmable Multi-Function Outputs on page 57 for details.
24, 28, 42	IO_GND	Non Synchronous	Input Power	Ground connection for digital I/O. Connect to GND.
30	RD_CLK	_	Input	FIFO READ CLOCK Signal levels are LVCMOS / LVTTL compatible.
				The application layer clocks the parallel data out of the FIFO on the rising edge of RD_CLK.
31	RD_RESET	Synchronous with RD_CLK	Input	FIFO READ RESET Signal levels are LVCMOS / LVTTL compatible.
				Valid input only when the device is in SMPTE mode (SMPTE_BYPASS = HIGH and DVB-ASI = LOW), and the internal FIFO is configured for video mode (Video Mode on page 47).
				A HIGH to LOW transition will reset the FIFO pointer to address zero of the memory.
32 - 41	DOUT[0:9]	Synchronous with RD_CLK	Output	PARALLEL VIDEO DATA BUS Signal levels are LVCMOS / LVTTL compatible.
		or PCLK		When the internal FIFO is enabled and configured for either video mode or DVB-ASI mode, parallel data will be clocked out of the device on the rising edge of RD_CLK.
				When the internal FIFO is in bypass mode, parallel data will be clocked out of the device on the rising edge of PCLK.
				DOUT9 is the MSB and DOUT0 is the LSB.
44	PCLK	_	Output	PIXEL CLOCK OUTPUT Signal levels are LVCMOS / LVTTL compatible.
				27MHz parallel clock output.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
46	LOCKED	Synchronous with PCLK	Output	STATUS SIGNAL OUTPUT Signal levels are LVCMOS / LVTTL compatible.
				The LOCKED signal will be HIGH whenever the device has correctly received and locked to SMPTE compliant data in SMPTE mode or DVB-ASI compliant data in DVB-ASI mode, or when the reclocker has achieved lock in Data-Through mode.
				It will be LOW otherwise. When the signal is LOW, all digital output signals will be forced to logic LOW levels.
47	DVB_ASI	Non Synchronous	Input / Output	CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS / LVTTL compatible.
				This pin and its function are only supported in Manual mode (AUTO/MAN = LOW).  When set HIGH, the device will be configured to operate in DVB-ASI mode. The SMPTE_BYPASS pin will be ignored.
				When set LOW, the device will not support the decoding or word alignment of received DVB-ASI data.
49	SMPTE_BYPASS	Non Synchronous	Input / Output	CONTROL SIGNAL INPUT / STATUS SIGNAL OUTPUT Signal levels are LVCMOS / LVTTL compatible.
				This pin is an input set in Manual mode, and an output set by the device in Auto mode.
				Auto Mode (AUTO/MAN = HIGH): The SMPTE_BYPASS signal will be HIGH only when the device has locked to a SMPTE compliant data stream. It will be LOW otherwise. When the signal is LOW, no I/O processing features are available.
				Manual Mode (AUTO/ $\overline{\text{MAN}}$ = LOW): When set HIGH in conjunction with DVB_ASI = LOW, the device will be configured to operate in SMPTE mode. All I/O processing features may be enabled in this mode.
				When the SMPTE_BYPASS pin is set LOW, the device will not support the descrambling, decoding, or word alignment of received SMPTE data. No I/O processing features will be available.
50	AUTO/MAN	Non Synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				When set HIGH, the GS9090A will operate in Auto mode. The SMPTE_BYPASS pin becomes an output status signal set by the device. In this mode, the GS9090A will automatically detect, reclock, deserialize, and process SMPTE compliant input data.
				When set LOW, the GS9090A will operate in Manual mode. The DVB_ASI and \$\overline{SMPTE_BYPASS}\$ pins become input control signals. In this mode, the pins must be set for the correct reception of either SMPTE or DVB-ASI data. Manual mode also supports the reclocking and deserializing of data not conforming to SMPTE or DVB-ASI streams.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
51	FW_EN	Non Synchronous	Input	CONTOL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				Used to enable or disable the noise immune flywheel of the device.
				When set HIGH, the internal flywheel is enabled. This flywheel is used in the extraction of timing signals, the generation of TRS signals, the automatic detection of video standards, and in manual switch line lock handling.
				When set LOW, the internal flywheel is disabled. Timing based TRS errors will not be detected.
52	FIFO_EN	Non Synchronous	Input	CONTOL SIGNAL INPUT Signal levels are LVCMOS / LVTTL compatible.
				Used to enable / disable the internal FIFO.
				When FIFO_EN is HIGH, the internal FIFO will be enabled. Data will be clocked out of the device on the rising edge of the RD_CLK input pin if the FIFO is in video mode or DVB-ASI mode.
				When FIFO_EN is LOW, the internal FIFO is bypassed and parallel data is clocked out on the rising edge of the PCLK output.
53	VCO_VDD	Analog	Input Power	Power supply connection for Voltage-Controlled-Oscillator. Connect to +1.8V DC.
54	LB_CONT	Analog	Input	CONTROL SIGNAL INPUT
				Control voltage to fine-tune the loop bandwidth of the PLL.
55	VCO_GND	Analog	Input Power	Ground connection for Voltage-Controlled-Oscillator. Connect to GND.
56	LF+	Analog	Input	Loop filter component connection. Connect to pin 1 (LF-) as shown in Typical Application Circuit (Part B) on page 68.
_	Center Pad	-	Power	Connect to GND following recommendations in Recommended PCB Footprint on page 70



### 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings** 

Parameter	Value/Units
Supply Voltage Core	-0.3V to +2.1V
Supply Voltage I/O	-0.3V to +3.47V
Input Voltage Range (any input)	-2.0V to + 5.25V
Ambient Operating Temperature	-20°C ≤ T <sub>A</sub> ≤ 85°C
Storage Temperature	-40°C ≤ T <sub>STG</sub> ≤ 125°C
ESD protection on all pins (see Note 1)	1kV

NOTES:

1. HBM, per JESDA - 114B

### 2.2 DC Electrical Characteristics

**Table 2-2: DC Electrical Characteristics** 

 $V_{DD}$  = 1.8V,  $T_A$  = 0°C to 70°C, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Units	Notes
System							
Operating Temperature Range	T <sub>A</sub>	_	0	25	70	°C	1
Core power supply voltage	CORE_VDD	-	1.71	1.8	1.89	V	-
Digital I/O Buffer Power Supply Voltage	IO_VDD	1.8V Operation	1.71	1.8	1.89	V	_
	IO_VDD	3.3V Operation	3.13	3.3	3.47	V	_
PLL Power Supply Voltage	PLL_VDD	-	1.71	1.8	1.89	V	_
Input Buffer Power Supply	BUFF_VDD	1.8V Operation	1.71	1.8	1.89	V	_
Voltage	BUFF_VDD	3.3V Operation	3.13	3.3	3.47	V	_
VCO Power Supply Voltage	VCO_VDD	-	1.71	1.8	1.89	V	-
Typical System Power	P <sub>D</sub>	CORE_VDD = 1.8V IO_VDD = 1.8V T = 25°C	-	145	-	mW	-
Max. System Power	P <sub>D</sub>	CORE_VDD = 1.89V IO_VDD = 3.47V T = 70°C	-	-	270	mW	-



### **Table 2-2: DC Electrical Characteristics (Continued)**

 $V_{DD}$  = 1.8V,  $T_A$  = 0°C to 70°C, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Units	Notes
Digital I/O							
Input Voltage, Logic LOW	V <sub>IL</sub>	1.8V Operation or 3.3V Operation	-	-	0.35 x IO_VDD	V	-
Input Voltage, Logic HIGH	V <sub>IH</sub>	1.8V Operation or 3.3V Operation	0.65 x IO_VDD	-	-	V	-
Output Voltage, Logic LOW	V <sub>OL</sub>	I <sub>OL</sub> = 8mA @ 3.3V, 4mA @ 1.8V	-	-	0.4	V	-
Output Voltage, Logic HIGH	V <sub>OH</sub>	I <sub>OL</sub> = -8mA @ 3.3V, -4mA @ 1.8V	IO_VDD - 0.4	-	-	V	-
Serial Digital Input							
Input Common Mode Voltage Range	V <sub>CMIN</sub>	BUFF_VDD connected to 3.3V supply	BUFF_GND + (V <sub>DIFF</sub> / 2)	-	BUFF_VDD - (V <sub>DIFF</sub> / 2)	V	-
Input Termination Resistance	R <sub>IN</sub>	_	37.5	50	62.5	Ω	-

### **NOTES**

- 1. All DC and AC electrical parameters within specification.
- 2. Guaranteed functional.

### 2.3 AC Electrical Characteristics

**Table 2-3: AC Electrical Characteristics** 

 $V_{DD}$  = 1.8V,  $T_A$  = 0°C to 70°C, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Units	Notes
System							
Asynchronous Lock Time (LOCKED signal set HIGH)	t <sub>LOCK</sub>	Input jitter of 0.2UI, No data to SMPTE, SMPTE_BYPASS = HIGH DVB_ASI = LOW, at 25°C	-	-	235	us	1
Asynchronous Lock Time (LOCKED signal set HIGH)	t <sub>LOCK</sub>	Input jitter of 0.2UI,  No data to DVB-ASI,  SMPTE_BYPASS = HIGH  DVB_ASI = HIGH,  at 25°C	-	-	185	us	1
Asynchronous Lock Time (LOCKED signal set HIGH)	t <sub>LOCK</sub>	Input jitter of 0.2UI, No data to non-SMPTE, SMPTE_BYPASS = LOW DVB_ASI = LOW, at 25°C	-	-	165	us	1



### **Table 2-3: AC Electrical Characteristics (Continued)**

 $V_{DD}$  = 1.8V,  $T_A$  = 0°C to 70°C, unless otherwise specified.

Parameter	Symbol	Condition	Min	Тур	Max	Units	Notes
Serial Digital Input							
Serial Input Data Rate	DR <sub>SDI</sub>	-	_	270	-	Mb/s	-
Serial Input Jitter Tolerance	IJT	-	-	0.5	-	UI	2
Differential Input Voltage Range	_	BUFF_VDD = 1.8V	200	800	1700	mV <sub>p-p</sub>	-
	_	BUFF_VDD = 3.3V	100	800	2200	mV <sub>p-p</sub>	-
Parallel Output							
Parallel Output Clock Frequency	f <sub>PCLK</sub>	_	-	27	-	MHz	-
Parallel Output Clock Duty Cycle	DC <sub>PCLK</sub>	_	40	-	60	%	-
Variation of Parallel Output Clock (from 27MHz)	-	Device Unlocked  T <sub>A</sub> = -20°C to +85°C  IO_VDD = 1.8V	-7.5	-	+7.5	%	3
Output Data Hold Time	t <sub>OH</sub>	With 15pF load	3.0	-	_	ns	4
Output Delay Time	t <sub>OD</sub>	With 15pF load	-	-	10.0	ns	4
GSPI							
GSPI Input Clock Frequency	f <sub>GSPI</sub>	-	-	-	54.0	MHz	-
GSPI Clock Duty Cycle	DC <sub>GSPI</sub>	-	40	-	60	%	-
GSPI Setup Time	t <sub>GS</sub>	-	1.5	-	_	ns	-
GSPI Hold Time	t <sub>GH</sub>	-	_	-	1.5	ns	_

### **NOTES**

- 1. No signal to signal present, or a switch from another data rate to 270Mb/s.
- 2. Power supply noise  $50 \text{mV}_{pp}$  at 15 kHz, 100 kHz, 1 MHz sinusoidal modulation.
- 3. When the serial input to the GS9090A is removed, the PCLK output signal will continue to operate at 27MHz and the internal VCO will remain at this frequency within +/- 7.5% over the range -20°C to +85°C.
- 4. Timing includes the following outputs: DOUT[9:0], STAT[3:0]. When the FIFO is enabled, the outputs are measured with respect to RD\_CLK.



### 2.4 Host Interface Map

13 12 11
b11 b10
Not Used Not Used Not Used
b11 b10
b11 b10
Not Used b10
Not Used b10
Not Used b10
Not Used b10
b11 b10
b11 b10
Not Used b10
VFO4-b3 VFO4-b2 VFO4-b1
VFO2-b3 VFO2-b2 VFO2-b1
b11 b10
b11 b10
Not Used b10
Not Used Not Used



0	0q	STAT0_	CONFIG	9	DATA_	FORMAT	99	AP-EDH	AP-EDH_I	z	EAV_ERR		TRS_IN		
-	p1	STAT0_	CONFIG	b1	DATA_	FORMAT	p1	AP-EDA	AP-EDA_IN		SAV_ERR		ANC	CSUM	SNI
2	p2	STAT0_	CONFIG	p2	DATA_	FORMAT	p2	AP-IDH	AP-IDH_IN		CCS_ERR		EDH_CRC_	INS	
m	P3	STAT1_	CONFIG	9	DATA	FORMAT	p3	AP-IDA	AP-IDA_IN		_ LOCK_	ERR	ILLEGAL	REMAP	
4	<b>b4</b>	STAT1_	CONFIG	b1	_GTR	LOCK		AP-UES	AP-UES_IN		_CRC_	ERR	Not Used		
2	p2	STAT1_	CONFIG	p2	Not Used			FF-EDH	FF-EDH_IN		FF_CRC_	ERR	Not Used		
9	9q	STAT2_	CONFIG	9 Q	Not Used			FF-EDA	FF-EDA_IN		VD_STD_	ERR	H_CONFIG		
7	/q	STAT2_	CONFIG	b1	VERSION_	352M		FF-IDH	FF-IDH_IN		Not Used		FIFO_	MODE	9
∞	8q	STAT2_	CONFIG	p2	EDH_	DETECT		FF-IDA	FF-IDA_IN		Not Used		FIFO_	MODE	b1
6	6q	STAT3_	CONFIG	Q	FF_CRC_V			FF-UES	FF-UES_IN		Not Used		ANC_PKT_	EXT	
10	Not Used	STAT3_	CONFIG	b1	AP_CRC_V			ANC-EDH	ANC-EDH_	Z	Not Used		Not Used		
Ξ	Not Used	STAT3_	CONFIG		-HG3		UPDATE	ANC-EDA	ANC-EDA_	2	Not Used		Not Used		
12		ANC	DATA	SWITCH	Not Used			ANC-IDH	ANC-IDH_I	z	Not Used		Not Used		
13	Not Used Not Used	Not Used			Not Used			ANC-UES ANC-IDA ANC-IDH	ANC-IDA_I	z	Not Used Not Used		Not Used		
14	Not Used	Not Used			Not Used			ANC-UES	Not Used ANC-UES_I ANC-IDA_I ANC-IDH_I	z	Not Used		Not Used		
15	Not Used	Not Used			Not Used			Not Used	Not Used		Not Used		Not Used		
Address	490	05h			04h			03h	02h		01h		400		
Register Name	FIFO_EMPTY_OFFSET	IO_CONFIG			DATA_FORMAT			EDH_FLAG_OUT	EDH_FLAG_IN		ERROR_STATUS		IOPROC_DISABLE		

NOTE: Addresses 02Ch to 42Bh store the contents of the internal FIFO. The contents may be accessed in Ancillary Data Extraction mode (see Section 3.10.3).



## 2.4.1 Host Interface Map (R/W registers)

_	_	_	_		_	_	_	_	_	_		_			_			_			_	_	_	_	_	_	_	_		_				
0	0q			EAV_ERR_ MASK	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q	0q							0q	09	0q	09	0q	0q	0q	90
1	b1			SAV_ERR_ MASK	b1	b1	b1	b1	b1	b1	p1	p1	p1	p1	p1	p1	p1	b1	b1	b1							p1	b1	p1	p1	b1	p1	b1	b1
2	p5			CCS_ERR_ MASK	p2	p2	p2	p2	p2	p5	P2	p2	P5	P2	p2	P5	P2	p2	P2	p2							p5	p2	P2	P2	P5	P2	p5	p2
3	p3			LOCK_ ERR_ MASK	p3	p3	p3	p3	p3	p3	p3	p3	P3	p3	p3	P3	p3	p3	p3	p3							p3	P3	p3	p3	p3	p3	p3	p3
4	p4			AP_CRC_ ERR_ MASK	p4	p4	b4	p4	p4	p4	p4	p4	p4	p4	p4	p4	p4	p4	p4	p4							p4	p4	p4	p4	p4	p4	p4	p4
2	P2			FF_CRC_ ERR_ MASK	92	92	P2	92	92	P2	P2	P2	P2	P2	P2	P2	P2	92	P2	P2							P2	92	P2	92	92	P2	P2	P2
9	9q			VD_STD_ ERR_ MASK	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q	9q							9q	9q	9q	9q	9q	9q	9q	9q
7	P2				b7	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2	P2							P2	P2	P2	P2	P2	P2	P2	P2
8	8q				8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q	8q							8q	8q	8q	8q	8q	8q	8q	p8
6	6q				6q	6q	6q	6q	6q	6q	69	69	6q	69	69	6q	69	6q	6q	6q							69	69	69	69	6q	69	6q	69
10	b10				b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10	b10							b10	b10	b10	b10	b10	b10	b10	
11	b11				b11	b11	b11	b11	b11	b11	b11	b11															b11	11q	b11	11q	b11			
12	b12				b12	b12	b12	b12	b12	b12	b12	b12															b12	p12	b12	p12	b12			
13																											b13	P13	b13	P13	b13			
14																											b14	p14	b14	p14	b14			
15																											b15	b15	b15	b15	b15			
Address	28h	4/Z	49Z	25h	24h	23h	22h	21h	20h	1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	17h	16h	15h	14h	13h	12h	11h	10h	440	H30	YO0	4D0	<b>480</b>	0Ah	460	480	07h
Register Name	FIFO_LD_POSITION[12:0]			ERROR_MASK_REGISTER	FF_PIXEL_END_F1[12:0]	FF_PIXEL_START_F1[12:0]	FF_PIXEL_END_F0[12:0]	FF_PIXEL_START_F0[12:0]	AP_PIXEL_END_F1[12:0]	AP_PIXEL_START_F1[12:0]	AP_PIXEL_END_F0[12:0]	AP_PIXEL_START_F0[12:0]	FF_LINE_END_F1[10:0]	FF_LINE_START_F1[10:0]	FF_LINE_END_F0[10:0]	FF_LINE_START_F0[10:0]	AP_LINE_END_F1[10:0]	AP_LINE_START_F1[10:0]	AP_LINE_END_F0[10:0]	AP_LINE_START_F0[10:0]							ANC_TYPE(5)[15:0]	ANC_TYPE(4)[15:0]	ANC_TYPE(3)[15:0]	ANC_TYPE(2)[15:0]	ANC_TYPE(1)[15:0]	ANC_LINE_B[10:0]	ANC_LINE_A[10:0]	FIFO_FULL_OFFSET



0	9Q	STAT0_ CONFIG	요						TRS_IN		
1	p1	STAT0_ CONFIG	p1						ANC	CSUM	SNI
2	p5	STAT0_ CONFIG	p2						EDH_CRC_	INS	
3	p3	STAT1_ CONFIG	요						ILLEGAL_R	EMAP	
4	p4	STAT1_ CONFIG	p1								
2	P2	STAT1_ CONFIG	p2								
9	9q	STAT2_ CONFIG	9						Ŧ,	CONFIG	
7	P2	STAT2_ CONFIG	p1						FIFO_	MODE	99
8	8q	STAT2_ CONFIG	p2						FIFO_	MODE	b1
6	6q	STAT3_ CONFIG	9						ANC_PKT_	EXT	
10		STAT3_ CONFIG	p1								
11		STAT3_ CONFIG	p2	EDH_	FLAG_ UPDATE						
12		ANC_ DATA_	SWITCH								
13											
14											
15											
Address	490	05h		04h		03h	02h	01h	400		
	FIFO_EMPTY_OFFSET	IO_CONFIG		DATA_FORMAT					IOPROC_DISABLE		

NOTE: Addresses 02Ch to 42Bh store the contents of the internal FIFO. The contents may be accessed in Andillary Data Extraction mode (see Section 3.10.3).



# 2.4.2 Host Interface Map (Read only registers)

																									-09	0q-								
0																					09	09	09	09	VF03-b0	VFO1-b0								
1																					ld	lq	p1	p1	VFO3-b1	VFO1-b1								
2																					p2	P2	P5	p5	VF03-b2	VFO1-b2								
3																					p3	p3	p3	p3	VFO3-b3	VFO1-b3								
4																					p4	p4	p4	p4	VFO3-b4	VFO1-b4								
2																					p2	p2	P2	P2	VF03-b5	VFO1-b5								
9																					9q	9q	9q	9q		VFO1-b6								
7																					P2	P2	P2	P2	VFO3-b7	VFO1-b7								
8																					8q	8q	8q	8q	VFO4-b0	VFO2-b0								
6																					6 <b>q</b>	6 <b>q</b>	6q	6q		VF02-b1								
10																					p10	p10	p10	p10		VF02-b2								
11																						p11	p11			VFO2-b3								
12																						b12	p12			VFO2-b4								
13																									H	VFO2-b5								
14																										VFO2-b6								
15																										VF02-b7 \								
Address	78h	27h	76h	25h	74h	73h	22h	21h	20h	1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	17h	16h	15h	14h	13h	12h	11h			GEh	0Dh	0Ch	0Bh	0Ah	460	180	07h
1																					[0:0]	12:0]	12:0]	[0:0]	3(4,3)	1(2,1)								
Register Name																					RASTER_STRUCTURE4[10:0]	RASTER_STRUCTURE3[12:0]	RASTER_STRUCTURE2[12:0]	RASTER_STRUCTURE1[10:0]	VIDEO_FORMAT_OUT_B(4,3)	VIDEO_FORMAT_OUT_A(2,1)								



0			DATA_	FORMAT	0q	AP-EDH	AP-EDH_I	z	EAV_ERR		
1			DATA_	ORMAT	b1	AP-EDA	P-EDA_I	z	SAV_ERR		
2			DATA_	FORMAT	b3 b2	AP-IDH	AP-IDH_IN		CCS_ERR		
3			DATA_	FORMAT	p3	AP-IDA	AP-IDA_IN		LOCK	ERR	
4			_GTR	LOCK		AP-UES	AP-UES_IN		_CRC_	ERR	
5 4						FF-EDH	FF-EDH_IN		FF_CRC_		
9						FF-ED/	FF-EDA_		_OTR_OV	ERR	
7			VERSION_	352M		FF-IDH	FF-IDH_IN				
8			_HG3	DETECT		FF-IDA	_				
6			AP_CRC_V FF_CRC_V			FF-UES	FF-UES_IN				
10			AP_CRC_V			NC-EDH	NC-EDH	<b>Z</b> <sub>1</sub>			
11						ANC-EDA	ANC-EDA A	<b>Z</b> <sub>1</sub>			
12						ANC-IDH	ANC-IDH	<b>Z</b> <sub>1</sub>			
13						ANC-IDA	ANC-IDA	<b>Z</b> <sub> </sub>			
14						Not Used ANC-UES ANC-IDA	Not Used ANC-UES ANC-IDA	<b>Z</b> <sub> </sub>			
15						Not Used	Not Used				
Address	490	05h	04h			03h	02h		01h		400
Register Name			DATA_FORMAT			EDH_FLAG_OUT	EDH_FLAG_IN		ERROR_STATUS		

NOTE: Addresses 02Ch to 42Bh store the contents of the internal FIFO. The contents may be accessed in Ancillary Data Extraction mode (see Section 3.10.3).



### 3. Detailed Description

- Functional Overview on page 21
- Serial Digital Input on page 22
- Clock and Data Recovery on page 22
- Serial-To-Parallel Conversion on page 22
- Modes Of Operation on page 22
- SMPTE Functionality on page 26
- DVB-ASI Functionality on page 29
- Data-Through functionality on page 30
- Additional Processing Features on page 30
- Internal FIFO Operation on page 47
- Parallel Data Outputs on page 56
- Programmable Multi-Function Outputs on page 57
- Low-latency Mode on page 59
- GSPI Host Interface on page 60
- JTAG Operation on page 64
- Device Power Up on page 65

### 3.1 Functional Overview

The GS9090A is a 270Mb/s reclocking deserializer with an internal FIFO and programmable multi-function output port. The device has two basic modes of operation which determine precisely how SMPTE or DVB-ASI compliant input data streams are reclocked and processed.

In Auto mode (AUTO/ $\overline{\text{MAN}}$  = HIGH), the GS9090A will automatically detect, reclock, deserialize, and process SD SMPTE 259M-C input data.

In Manual mode (AUTO/ $\overline{\text{MAN}}$  = LOW), the external device pins must be set for the correct reception of either SMPTE or DVB-ASI data. Manual mode also supports the reclocking and deserializing of 270Mb/s data not conforming to SMPTE or DVB-ASI streams.

The digital signal processing core implements several data processing functions including error detection and correction and automatic video standards detection. These features are all enabled by default, but may be individually disabled via internal registers accessible through the GSPI host interface.

The provided programmable multi-function output pins may be configured to output various status signals including H, V, and F timing, ancillary data detection, EDH detection, and a FIFO load pulse. The internal FIFO supports 4 modes of operation, which may be used for data alignment / delay, MPEG packet extraction, or ancillary data extraction.

The GS9090A contains a JTAG interface for boundary scan test implementations.



### 3.2 Serial Digital Input

The GS9090A contains a current mode differential serial digital input buffer. The input buffer has internal  $50\Omega$  termination resistors, which are connected to ground via the TERM pin.

If the input signal is AC coupled to the device, the signal source common mode level will be set internally to typically 1.45V. If the input signal is DC coupled to the device, the internal biasing will be ignored. Please see AC Electrical Characteristics on page 13 for Common Mode range and swing characteristics.

### 3.3 Clock and Data Recovery

The GS9090A contains an integrated clock and data recovery block. The function of this block is to lock to the input data stream, extract a clean clock, and retime the serial digital data to remove high frequency jitter.

### 3.3.1 Internal VCO and Phase Detector

The GS9090A uses an internal VCO and PFD as part of the internal clock and data recovery block's phase-locked loop. Each block requires a +1.8V DC power supply, which is supplied via the VCO\_VDD / VCO\_GND and PLL\_VDD / PLL\_GND pins.

### 3.4 Serial-To-Parallel Conversion

The retimed data and phase-locked clock signals from the internal clock and data recovery block are fed to the serial-to-parallel converter. The function of this block is to extract 10-bit parallel data words from the reclocked serial data stream and simultaneously present them to the SMPTE and DVB-ASI word alignment blocks.

### 3.5 Modes Of Operation

The GS9090A has two basic modes of operation: Auto mode and Manual mode. Auto mode is enabled when the AUTO/ $\overline{\text{MAN}}$  pin is set HIGH, and Manual mode is enabled when the AUTO/ $\overline{\text{MAN}}$  pin is set LOW. As indicated in Figure 3-1. DVB\_ASI and data-through are only supported in Manual mode.






Figure 3-1: GS9090A's Modes of Operation

### 3.5.1 Lock Detect

Once the internal reclocker has locked to the received serial digital data stream, the lock detect block of the GS9090A searches for the appropriate sync words, and indicates via the LOCKED output pin when the device has successfully achieved lock. The LOCKED pin is designed to be stable. It will not toggle during the locking process, nor will it glitch during a synchronous switch.

Lock detection is a continuous process, which begins after a system reset and continues until the device is powered down or held in reset. This process is summarized in Figure 3-2.






Figure 3-2: Lock Detection Process

The lock detection algorithm first determines if a valid serial digital input signal has been presented to the device by sampling the internal carrier\_detect signal. When the serial data input is considered invalid the LOCKED pin will be set LOW, and all device outputs will be forced LOW, except PCLK. The PCLK output frequency will be 27MHz + 7.5% over the temperature range of  $-20^{\circ}C$  to  $+85^{\circ}C$ .

If a valid serial digital input signal has been detected, and the device is in Auto mode, the lock algorithm will attempt to detect the presence of SMPTE TRS words. Assuming that a valid 270Mb/s SMPTE signal has been applied to the device, the LOCKED pin will be set HIGH and the synchronous and asynchronous lock times will be as listed in the AC Electrical Characteristics table.

In Manual mode, the  $\overline{\text{SMPTE\_BYPASS}}$  and DVB\_ASI pins must be set appropriately so that the lock detect block will search for either SMPTE TRS or DVB-ASI sync words. Synchronous and asynchronous lock times are also listed in the AC Electrical Characteristics table.

NOTE: The PCLK output will continue to operate at 27MHz +/- 7.5% during the lock detection process. Only when the device is locked (LOCKED = HIGH) will the PCLK output an accurate 27MHz signal.



For SMPTE and DVB-ASI inputs, the lock detect block will only assert the LOCKED output pin HIGH if (1) the reclocker has locked to the input data stream, and (2) TRS or DVB-ASI sync words have been correctly identified.

For serial inputs that do not conform to SMPTE or DVB-ASI formats, one of the following will occur once the reclocker has locked:

- In Manual mode, data will be passed directly to the parallel outputs without any
  further processing taking place and the LOCKED signal will be asserted HIGH if and
  only if the SMPTE\_BYPASS and DVB\_ASI input pins are set LOW (see Data-Through
  functionality on page 30); or
- 2. In Auto mode, the LOCKED signal will be asserted LOW, the parallel outputs will be set to logic LOW, and the SMPTE\_BYPASS signal will also be set LOW.

If the internal reclocker does not lock to the input, the internal pll\_lock signal will be LOW, and the lock detect block will not search for sync words. The LOCKED signal will be set LOW, and all device outputs except PCLK will be forced LOW. The PCLK output frequency will be 27MHz +/- 7.5% over the temperature range of -20°C to +85°C.

### 3.5.2 Auto Mode

Recall that the GS9090A is in Auto mode when the AUTO/MAN input pin is set HIGH. In this mode, SMPTE\_BYPASS becomes an output status pin. Table 3-1 shows the status of this pin when different serial digital video signals are applied.

**Table 3-1: Auto Mode Output Status Signals** 

	Pin Settings
Format	SMPTE_BYPASS
SD SMPTE	HIGH
NOT SMPTE	LOW



### 3.5.3 Manual Mode

Recall that the GS9090A is in Manual mode when the AUTO/MAN input pin is set LOW. In this mode the SMPTE\_BYPASS and DVB\_ASI pins become input signals, and the operating mode of the device is determined by setting these pins as shown in Table 3-2

**Table 3-2: Manual Mode Input Status Signals** 

		Pin Settings
Format	SMPTE_BYPASS	DVB_ASI
SD SMPTE	HIGH	LOW
DVB-ASI	Х	HIGH
NOT SMPTE OR DVB-ASI (Data-Through mode)*	LOW	LOW

<sup>\*</sup>NOTE: See Data-Through functionality on page 30 for more detail on Data-Through mode

### 3.6 SMPTE Functionality

The GS9090A enters SMPTE mode once the device has detected SMPTE TRS sync words and locked to the input data stream as described in Lock Detect on page 23. The GS9090A will remain in SMPTE mode until such time that SMPTE TRS sync words fail to be detected.

The lock detect block may also drop out of SMPTE mode under any of the following conditions:

- SMPTE\_BYPASS is asserted LOW in Manual mode
- RESET is asserted LOW
- LOCKED is LOW (i.e. the device loses lock to the input signal)

TRS word detection is a continuous process, and the device will identify both 8-bit and 10-bit TRS words.

In Auto mode, the GS9090A sets the SMPTE\_BYPASS pin HIGH to indicate that it has locked to a SMPTE input data stream. When operating in Manual mode, the DVB\_ASI pin must be set LOW and the SMPTE\_BYPASS pin HIGH in order to enable SMPTE operation.

### 3.6.1 SMPTE Descrambling and Word Alignment

After serial-to-parallel conversion, the internal 10-bit data bus is fed to the SMPTE descramble and word alignment internal block. The function of this block is to carry out NRZI-to-NRZ decoding, descrambling according to SMPTE 259M-C, and word alignment of the data to the TRS sync words.

NOTE: When 8-bit data is embedded in the 10-bit SMPTE signal, the two LSBs (DOUT[1:0]) must be set to zero for word alignment to work correctly.



Word alignment occurs when two consecutive valid TRS words (SAV and EAV inclusive) with the same bit alignment have been detected (1 video line).

In normal operation, re-synchronization of the word alignment process will only take place when two consecutive identical TRS word positions have been detected. When automatic or manual switch line lock handling occurs (see Switch Line Lock Handling on page 27), word alignment re-synchronization will occur on the next received TRS code word.

The device will drop out of SMPTE mode, only after 6 consecutive missing TRS timing words.

### 3.6.2 Internal Flywheel

The GS9090A has an internal flywheel for the generation of internal / external timing signals, the detection and correction of certain error conditions, and the automatic detection of video standards. The flywheel is only operational in SMPTE mode.

The flywheel 'learns' the video standard by monitoring the horizontal and vertical reference information contained in the TRS ID words of the received video stream. Full synchronization of the flywheel to the received video standard therefore requires one complete video frame.

Once synchronization has been achieved, the flywheel will continue to monitor the received TRS timing information to maintain synchronization.

The FW\_EN input pin controls the synchronization mechanism of the flywheel. When this input signal is LOW, the flywheel will re-synchronize all pixel and line based counters on every received TRS ID word.

When FW\_EN is held HIGH, re-synchronization of the pixel and line based counters will take place after 3 consecutive video lines with identical TRS timing are identified. This provides a measure of noise immunity for output timing signal generation.

The flywheel will be disabled should the LOCKED signal or  $\overline{\text{RESET}}$  signal be LOW. This will occur regardless of the setting of the FW\_EN pin.

### 3.6.3 Switch Line Lock Handling

The principle of switch line lock handling is that the switching of synchronous video sources will only disturb the horizontal timing and alignment of the stream, whereas the vertical timing remains in synchronization.

To account for the horizontal disturbance caused by a synchronous switch, it is necessary to re-synchronize the flywheel immediately after the switch has taken place. Rapid re-synchronization of the GS9090A to the new video standard can be achieved by controlling the flywheel using the FW\_EN pin.

At every PCLK cycle the device samples the FW\_EN pin. When the FW\_EN pin is set LOW anywhere within the active line, the flywheel will re-synchronize immediately to the next TRS word.



The ability to manually re-synchronize the flywheel is also important when switching asynchronous sources or to implement other non-standardized video switching functions.

The GS9090A also implements automatic switch line lock handling. By utilizing both the synchronous switch point defined in SMPTE RP168, and the automatic video standards detect function, the device automatically re-synchronizes the flywheel at the switch point. This will occur whether or not the device has detected TRS word errors. Word alignment re-synchronization will also take place at this time.

Automatic switch line lock handling will occur regardless of the setting of the FW\_EN pin.

The switch line is as defined in Table 3-3.

Table 3-3: Switch Line Position for 270Mb/s Digital Systems

System	Video Format	Sampling	Signal Standard	Parallel Interface	Serial Interface	Switch Line Number
525	720x483/59.94 (2:1)	4:2:2	125M	125M	259M-C	10, 273
625	720x576/50 (2:1)	4:2:2	BT.656	125M	259M-C	6, 319

### 3.6.4 HVF Timing Signal Generation

The GS9090A extracts critical timing parameters from either the received TRS signals (FW\_EN = LOW) or from the internal flywheel-timing generator (FW\_EN = HIGH).

Horizontal blanking period (H), vertical blanking period (V), and field odd / even timing (F) are extracted and are available for output on any of the multi-function output port pins, if so programmed (see Programmable Multi-Function Outputs on page 57).

The H signal timing is configurable via the H\_CONFIG bit of the internal IOPROC\_DISABLE register as either active line-based blanking, or TRS-based blanking (see Table 3-14 in Error Correction and Insertion on page 44).

The default setting of this bit (after  $\overline{RESET}$  has been asserted) is LOW.

Active line-based blanking is enabled when the H\_CONFIG bit is set LOW. In this mode, the H output is HIGH for the entire horizontal blanking period, including the EAV and SAV TRS words. This is the default H timing used by the device.

When H\_CONFIG is set HIGH, TRS based blanking is enabled. In this case, the H output will be HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words.

The timing of these signals is shown in Figure 3-3.

NOTE 1: When the internal FIFO is configured for video mode, the H, V, and F signals will be timed to the data output from the FIFO (see Video Mode on page 47).

NOTE 2: When the GS9090A is configured for Low-latency mode, the H, V, and F output timing will be TRS-based only as shown in Low-latency Mode on page 59. Active



line-based timing is not available in this mode, and the setting of the H\_CONFIG host interface bit will be ignored.




Figure 3-3: H,V,F Timing

### 3.7 DVB-ASI Functionality

The lock detect block may drop out of DVB-ASI mode under the following conditions:

- RESET is asserted LOW
- Both AUTO/MAN and DVB\_ASI are asserted LOW
- LOCKED pin is LOW (i.e. the device loses lock to the input signal)

DVB\_ASI functionality is only supported in Manual mode. When operating in Manual mode, the DVB\_ASI pin must be set HIGH to enable DVB-ASI operation. The SMPTE\_BYPASS pin will be ignored.

DVB-ASI functionality is only supported up to a transport stream data rate of 35Mb/s. To support higher transport stream data rates, please refer to the GS9090B.



### 3.7.1 DVB-ASI 8b/10b Decoding

After serial-to-parallel conversion, the internal 10-bit data bus is fed to the DVB-ASI 8b/10b decode and word alignment block. The function of this block is to word align the data to the K28.5 sync characters, and 8b/10b decode and bit-swap the data to achieve bit alignment with the data outputs.

The extracted 8-bit data will be presented to DOUT [7:0], bypassing all internal SMPTE mode data processing.

### 3.7.2 Status Signal Outputs

In DVB-ASI mode, the DOUT9 and DOUT8 pins will be configured as DVB-ASI status signals WORDERR and SYNCOUT respectively.

SYNCOUT will be HIGH whenever a K28.5 sync character is present on the output. WORDERR will be HIGH whenever the device has detected an illegal code word or there is a running disparity error.

### 3.8 Data-Through functionality

The GS9090A may be configured to operate as a simple serial-to-parallel converter. In this mode, the device presents data to the output data bus without performing any decoding, descrambling, or word-alignment.

Data-Through functionality is enabled only when the AUTO/MAN, SMPTE\_BYPASS, and DVB\_ASI input pins are set LOW. Under these conditions, the lock detect block allows 270Mb/s input data not conforming to SMPTE or DVB-ASI streams to be reclocked and deserialized. If the device is in Data-Through mode, and the internal reclocker locks to the data stream, the LOCKED pin will be set HIGH.

If the AUTO/MAN pin is not set LOW, the GS9090A will set the SMPTE\_BYPASS to logic LOW if presented with a data stream without SMPTE TRS ID words. In addition, the LOCKED pin and data bus output pins will be forced LOW.

### 3.9 Additional Processing Features

The GS9090A contains additional processing features that are available in SMPTE mode only (see SMPTE Functionality on page 26).

### 3.9.1 FIFO Load Pulse

To aid in the implementation of auto-phasing and line synchronization functions, the GS9090A will generate a FIFO load pulse to reset line-based FIFO storage. This FIFO\_LD signal is available for output on one of the multi-function output port pins, if so programmed (see Programmable Multi-Function Outputs on page 57).

The FIFO\_LD pulse will normally be HIGH, but will go LOW for one PCLK period, thereby generating a FIFO write reset signal.



By default, the FIFO load pulse will be generated such that it is co-timed to the SAV XYZ code word presented to the output data bus. This co-timing ensures that the next PCLK cycle will correspond with the first active sample of the video line.

NOTE: When the internal FIFO of the GS9090A is set to operate in video mode, the FIFO\_LD pulse can be used to drive the RD\_RESET input to the device (see Video Mode on page 47).

Figure 3-4 shows the default timing relationship between the FIFO\_LD signal and the output video data.




Figure 3-4: FIFO\_LD Pulse Timing

### 3.9.1.1 Programmable FIFO Load Position

The position of the FIFO\_LD pulse can be moved in PCLK increments from its default position to a maximum of one full line. The offset number of PCLK's must be programmed in the FIFO\_LD\_POSITION[12:0] internal register (address 28h), via the host interface.

The FIFO\_LD\_POSITION[12:0] register is designed to accommodate the longest SD line length. If the user programs a value greater than the maximum line length at the operating SD standard, the FIFO\_LD pulse will not be generated.

After a device reset, the FIFO\_LD\_POSITION[12:0] register is set to zero and the  $\overline{\text{FIFO}}_{\text{LD}}$  pulse will assume the default timing.

### 3.9.2 Ancillary Data Detection and Indication

The GS9090A will detect all types of ancillary data in either the vertical or horizontal data spaces. The ANC\_DETECT status signal is provided to indicate the position of ancillary data in the output data stream. This signal is available for output on the multi-function output port pins, if so programmed (see Programmable Multi-Function Outputs on page 57).

The ANC\_DETECT status signal is synchronous with PCLK and can be used as a clock enable to external logic, or as a write enable to an external FIFO or other memory device. The ANC\_DETECT signal will be asserted HIGH whenever ancillary data is detected in the video data stream (see Figure 3-5). Both 8-bit and 10-bit ancillary data preambles will be detected by the GS9090A.

NOTE 1: When the internal FIFO is configured for video mode, the ANC\_DETECT signal will be timed to the data output from the FIFO (see Video Mode on page 47).

NOTE 2: For performance in low latency mode, see Low-latency Mode on page 59.






Figure 3-5: ANC\_DETECT Status Signal

### 3.9.2.1 Programmable Ancillary Data Detection

Although the GS9090A will detect all types of ancillary data by default, it also allows specific programming of up to five different ancillary data types for detection. This is accomplished by setting the ANC\_TYPE registers via the host interface (see Table 3-4).

For each data type to be detected, the host interface must program the DID and/or SDID of the ancillary data type of interest. The GS9090A will compare the received DID and/or SDID with the programmed values and assert ANC only if an exact match is found. The same timing shown in Figure 3-5 will be used.

If any DID or SDID value is set to zero in the ANC\_TYPE register, no comparison or match will be made for that value. For example, if the DID is programmed but the SDID is set to zero, the device will detect all ancillary data types matching the DID value, regardless of the SDID. If both DID and SDID values are non-zero, then the received ancillary data type must match both the DID and SDID cases before the device will assert ANC\_DETECT HIGH.

In the case where all five DID and SDID values are set to zero, the GS9090A will detect all ancillary data types. This is the default setting after a device reset.

Where one or more, but less than five, DID and/or SDID values have been programmed, then only those matching ancillary data types will be detected and indicated.

NOTE: See SMPTE 291M for a definition of ancillary data terms.



Table 3-4: Host Interface Description for Programmable Ancillary Data Type registers

Register Name	Bit	Name	Description	R/W	Default
ANC_TYPE 1 Address: 0Ah	15-8	ANC_TYPE1[15:8]	Used to program the DID for ancillary data detection at ANC_DETECT output	R/W	0
	7-0	ANC_TYPE1[7:0]	Used to program the SDID for ancillary data detection at ANC_DETECT output. Should be set to zero if no SDID is present in the ancillary data packet to be detected.	R/W	0
ANC_TYPE 2 Address: 0Bh	15-8	ANC_TYPE2[15:8]	Used to program the DID for ancillary data detection at ANC_DETECT output	R/W	0
	7-0	ANC_TYPE2[7:0]	Used to program the SDID for ancillary data detection at ANC_DETECT output. Should be set to zero if no SDID is present in the ancillary data packet to be detected.	R/W	0
ANC_TYPE 3 Address: 0Ch	15-8	ANC_TYPE3[15:8]	Used to program the DID for ancillary data detection at ANC_DETECT output	R/W	0
	7-0	ANC_TYPE3[7:0]	Used to program the SDID for ancillary data detection at ANC_DETECT output. Should be set to zero if no SDID is present in the ancillary data packet to be detected.	R/W	0
ANC_TYPE 4 Address: 0Dh	15-8	ANC_TYPE4[15:8]	Used to program the DID for ancillary data detection at ANC_DETECT output	R/W	0
	7-0	ANC_TYPE4[7:0]	Used to program the SDID for ancillary data detection at ANC_DETECT output. Should be set to zero if no SDID is present in the ancillary data packet to be detected.	R/W	0
ANC_TYPE 5 Address: 0Eh	15-8	ANC_TYPE5[15:8]	Used to program the DID for ancillary data detection at ANC_DETECT output	R/W	0
	7-0	ANC_TYPE5[7:0]	Used to program the SDID for ancillary data detection at ANC_DETECT output. Should be set to zero if no SDID is present in the ancillary data packet to be detected.	R/W	0

### 3.9.3 EDH Packet Detection

The GS9090A will determine if EDH packets are present in the incoming video data and assert the EDH\_DETECT output status signal appropriately.

EDH\_DETECT will be set HIGH when EDH packets have been detected and will remain HIGH until EDH packets are no longer present. The signal will be set LOW at the end of the vertical blanking (falling edge of V) if an EDH packet has not been received and detected during vertical blanking.

EDH\_DETECT is available for output on the multi-function output port pins, if so programmed (see Programmable Multi-Function Outputs on page 57). Additionally, the EDH\_DETECT bit is stored in the DATA\_FORMAT register at address 04h (see Table 3-7).



### 3.9.4 EDH Flag Detection

As described in EDH Packet Detection on page 33, the GS9090A can detect EDH packets in the received data stream. The EDH flags for ancillary data, active picture, and full field areas are extracted from the detected EDH packets and placed in the EDH\_FLAG\_IN register of the device (Table 3-5).

When the EDH\_FLAG\_UPDATE bit in the DATA\_FORMAT register (Table 3-7) is set HIGH, the GS9090A will update the ancillary data, full field, and active picture EDH flags according to SMPTE RP165. The updated EDH flags are placed in the EDH\_FLAG\_OUT register (Table 3-6). The EDH packet output from the device will contain the updated flags.

One set of flags is provided for both fields 1 and 2. Field 1 flag data will be overwritten by field 2 flag data.

When no EDH packets are detected (EDH\_DETECT = LOW), the UES flags in the EDH\_FLAG\_OUT register will be set HIGH to signify that the received signal does not support the error detection practice. These flags are set regardless of the setting of the EDH\_FLAG\_UPDATE bit.

NOTE: When EDH\_FLAG\_UPDATE is LOW with EDH packets in the video stream, the content of the EDH\_FLAG\_OUT register is not valid and should be ignored.

Both EDH\_FLAG registers may be read by the host interface at any time during the received frame except on the lines defined in SMPTE RP165 where these flags are updated.

The GS9090A will also extract the CRC valid or 'V' bit for both active picture and full field CRCs. The AP\_CRC\_V bit in the DATA\_FORMAT register provides the active picture CRC valid bit status, and the FF\_CRC\_V bit provides the full field CRC valid bit status (see Table 3-7). When EDH\_DETECT = LOW, these bits will be cleared.

The flag register values remain set until overwritten by the decoded flags in the next received EDH packet in the following field. When no EDH packet is detected during vertical blanking, the flag registers will be cleared at the end of the vertical blanking period.



**Table 3-5: Host Interface Description for EDH Flag Registers** 

Register Name	Bit	Name	Description	R/W	Default
EDH_FLAG_IN Address: 02h	15	-	Not Used	-	-
	14	ANC-UES_IN	Ancillary Unknown Error Status Flag	R	0
	13	ANC-IDA_IN	Ancillary Internal device error Detected Already Flag.	R	0
	12	ANC-IDH_IN	Ancillary Internal device error Detected Here Flag.	R	0
	11	ANC-EDA_IN	Ancillary Error Detected Already Flag.	R	0
	10	ANC-EDH_IN	Ancillary Error Detected Here Flag.	R	0
	9	FF-UES_IN	Full Field Unknown Error Status Flag.	R	0
	8	FF-IDA_IN	Full Field Internal device error Detected Already Flag.	R	0
	7	FF-IDH_IN	Full Field Internal device error Detected Here Flag.	R	0
	6	FF-EDA_IN	Full Field Error Detected Already Flag.	R	0
	5	FF-EDH_IN	Full Field Error Detected Here Flag.	R	0
	4	AP-UES_IN	Active Picture Unknown Error Status Flag.	R	0
	3	AP-IDA_IN	Active Picture Internal device error Detected Already Flag.	R	0
	2	AP-IDH_IN	Active Picture Internal device error Detected Here Flag	R	0
	1	AP-EDA_IN	Active Picture Error Detected Already Flag.	R	0
	0	AP-EDH_IN	Active Picture Error Detected Here Flag.	R	0



**Table 3-6: Host Interface Description for EDH Flag Registers** 

Register Name	Bit	Name	Description	R/W	Default
EDH_FLAG_OUT Address: 03h	15	-	Not Used	-	-
	14	ANC-UES	Ancillary Unknown Error Status Flag	R	0
	13	ANC-IDA	Ancillary Internal device error Detected Already Flag.	R	0
	12	ANC-IDH	Ancillary Internal device error Detected Here Flag.	R	0
	11	ANC-EDA	Ancillary Error Detected Already Flag.	R	0
	10	ANC-EDH	Ancillary Error Detected Here Flag.	R	0
	9	FF-UES	Full Field Unknown Error Status Flag.	R	0
	8	FF-IDA	Full Field Internal device error Detected Already Flag.	R	0
	7	FF-IDH	Full Field Internal device error Detected Here Flag.	R	0
	6	FF-EDA	Full Field Error Detected Already Flag.	R	0
	5	FF-EDH	Full Field Error Detected Here Flag.	R	0
	4	AP-UES	Active Picture Unknown Error Status Flag.	R	0
	3	AP-IDA	Active Picture Internal device error Detected Already Flag.	R	0
	2	AP-IDH	Active Picture Internal device error Detected Here Flag	R	0
	1	AP-EDA	Active Picture Error Detected Already Flag.	R	0
	0	AP-EDH	Active Picture Error Detected Here Flag.	R	0



Table 3-7: Host Interface Description for Data Format Register

Register Name	Bit	Name	Description	R/W	Default
DATA_FORMAT	15-12	-	Not Used	-	-
Address: 04h	11	EDH_FLAG_UPDATE	When set HIGH, the device will update the ancillary data, full field, and active picture EDH flags according to SMPTE RP165.	R/W	0
	10	AP_CRC_V	Active Picture CRC Valid bit.	R	0
	9	FF_CRC_V	Full Field CRC Valid bit.	R	0
	8	EDH_DETECT	Set HIGH by the device when EDH packets are detected in the incoming video data.	R	0
	7	VERSION_352M	Indicates whether decoded SMPTE 352M packet is version 0 or version 1. See SMPTE 352M Payload Identifier on page 37.	R	0
	6-5	-	Not Used	-	-
	4	STD_LOCK	Standard Lock bit. This bit will be set HIGH when the flywheel has achieved full synchronization to the received video standard. See Automatic Video Standard and Data Format Detection on page 38.	R	0
	3-0	DATA_FORMAT[3:0]	Displays the data format being carried on the serial digital interface. See Video Standard Indication on page 39.	R	0

# 3.9.5 SMPTE 352M Payload Identifier

The GS9090A can receive and detect the presence of the SMPTE 352M payload identifier ancillary data packet. This four word payload identifier packet may be used to indicate the transport mechanism, frame rate and line scanning / sampling structure.

Upon reception of this packet, the device will extract the four words describing the video format being transported and make this information available to the host interface via the four VIDEO\_FORMAT 8 bit registers (Table 3-8). The device will also indicate the version of the payload packet in bit 7 of the DATA\_FORMAT register (Table 3-7). When this bit is set HIGH the received SMPTE 352M packet is version 1, otherwise it is version 0.

The VIDEO\_FORMAT registers will only be updated if the received checksum is the same as the locally calculated checksum.

NOTE: The VIDEO\_FORMAT registers will not be updated with 352M payload data if the packets are not on the correct video line (as stated in this standard).

These registers will be cleared to zero, indicating an undefined format, if the device loses lock to the input data stream (LOCKED = LOW), or if the  $\overline{\text{SMPTE\_BYPASS}}$  pin is asserted LOW. This is also the default setting after a device reset.



Table 3-8: Host Interface Description for SMPTE 352M Payload Identifier Registers

Register Name	Bit	Name	Description	R/W	Default
VIDEO_FORMAT_OUT_B Address: 10h	15-8	SMPTE 352M Byte 4	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	SMPTE 352M Byte 3	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
VIDEO_FORMAT_OUT_A Address: 0Fh	15-8	SMPTE 352M Byte 2	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0
	7-0	SMPTE 352M Byte 1	Data will be available in this register when Video Payload Identification Packets are detected in the data stream.	R	0

### 3.9.6 Automatic Video Standard and Data Format Detection

The GS9090A can independently detect the input video standard and data format by using the timing parameters extracted from the received TRS ID words. Total samples per line, active samples per line, total lines per field/frame, and active lines per field/frame are all calculated and presented to the host interface via the RASTER\_STRUCTURE registers (Table 3-9).

Also associated with the RASTER\_STRUCTURE registers is the status bit, STD\_LOCK. The GS9090A will set STD\_LOCK HIGH when the flywheel has achieved full synchronization to the received video standard. STD\_LOCK is stored in the DATA\_FORMAT register (Table 3-7).

The four RASTER\_STRUCTURE registers, as well as the STD\_LOCK status bit will default to zero after a device reset. They will also default to zero if the device loses lock to the input data stream (LOCKED = LOW), or if the SMPTE\_BYPASS pin is asserted LOW.

Table 3-9: Host Interface Description for Raster Structure Registers

Register Name	Bit	Name	Description	R/W	Default
RASTER_STRUCTURE1	15-11	-	Not Used	_	
Address: 11h	10-0	RASTER_STRUCTURE1[10:0]	Total Lines Per Frame	R	0
RASTER_STRUCTURE2 Address: 12h	15-13	-	Not Used	_	_
	12-0	RASTER_STRUCTURE2[12:0]	Total Words Per Line	R	0
RASTER_STRUCTURE3	15-13	-	Not Used	_	_
Address: 13h	12-0	RASTER_STRUCTURE3[12:0]	Words Per Active Line	R	0
RASTER_STRUCTURE4	15-11	-	Not Used	_	_
Address: 14h	10-0	RASTER_STRUCTURE4[10:0]	Active Lines Per Field	R	0



### 3.9.6.1 Video Standard Indication

As well as detecting the video standard, the GS9090A can extract the data format being carried on the serial digital interface (i.e. SDTI, SDI, or DVB-ASI).

This information is represented by bits 0 to 3 of the DATA\_FORMAT register (Table 3-7), which may be read via the host interface. DATA\_FORMAT[3:0] register codes are shown in Table 3-10.

The DATA\_FORMAT[3:0] register defaults to Fh (undefined) after a system reset. The register will also be set to its default value if the device is not locked (LOCKED = LOW), or if both \$\overline{SMPTE\_BYPASS}\$ and DVB\_ASI pins are LOW.

**Table 3-10: Data Format Register Codes** 

Data Format[3:0]	Data Format	Applicable Standards
0h	SDTI DVCPRO - No ECC	SMPTE 321M
1h	SDTI DVCPRO - ECC	SMPTE 321M
2h	SDTI DVCAM	SMPTE 322M
3h	SDTI CP	SMPTE 326M
4h	Other SDTI fixed block size	-
5h	Other SDTI variable block size	-
6h	SDI	-
7h	DVB-ASI	-
8h ~ Eh	Reserved	-
Fh	Unknown data format	-

### 3.9.7 Error Detection and Indication

The GS9090A contains a number of error detection functions to enhance operation of the device when operating in SMPTE mode. These functions, except lock error detection, will not be available in DVB-ASI mode (DVB-ASI Functionality on page 29) or Data-Through mode (Data-Through functionality on page 30).

The device maintains an error status register at address 01h called ERROR\_STATUS. Each type of error has a specific flag or bit in this register that is set HIGH whenever that error is detected (Table 3-11).

All bits in the ERROR\_STATUS register, except the LOCK\_ERR bit, will be cleared at the start of each video field or when read by the host interface, whichever condition occurs first.

All bits, with the exception of the LOCK\_ERR, will also be cleared if a change in the video standard is detected, or under the following conditions:

- LOCKED is asserted LOW
- SMPTE\_BYPASS is asserted LOW in Manual mode



The whole ERROR\_STATUS register, including the LOCK\_ERR bit, will be set LOW during a system reset (RESET = LOW).

In addition to the ERROR\_STATUS register, a register called ERROR\_MASK is included to select the specific error conditions that will be detected (Table 3-12). There is one bit in the ERROR\_MASK register for each type of error represented in the ERROR\_STATUS register.

The bits of the ERROR\_MASK register will default to '0' after a device reset, thus allowing all error types to be detected. The host interface may disable individual error detection by setting the corresponding bit HIGH in this register.

Error conditions are also indicated via the status signal pin DATA\_ERROR. This output pin is an inverted logical 'OR'ing of each error status flag stored in the ERROR\_STATUS register. DATA\_ERROR is normally HIGH, but will be set LOW by the device when an error condition that has not been masked is detected.

**Table 3-11: Host Interface Description for Error Status Register** 

Register Name	Bit	Name	Description	R/W	Default
ERROR_STATUS	15-7	_	Not Used	-	-
Address: 01h 6 VD_ST	VD_STD_ERR	Video Standard Error Flag. Set HIGH when a mismatch between the received SMPTE 352M packets (version 1 or version 0) and the calculated video standard occurs.	R	0	
	5	FF_CRC_ERR	Full Field CRC Error Flag. Set HIGH when a Full Field (FF) CRC mismatch has been detected in Field 1 or 2	R	0
	4	AP_CRC_ERR	Active Picture CRC Error Flag. Set HIGH when an Active Picture (AP) CRC mismatch has been detected in Field 1 or 2.	R	0
	3	LOCK_ERR	Lock Error Flag. Set HIGH whenever the LOCKED pin is LOW (indicating the device is not correctly locked).	R	0
	2	CS_ERR	Checksum Error Flag. Set HIGH when ancillary data packet checksum error has been detected.	R	0
	1	SAV_ERR	Start of Active Video Error Flag. Set HIGH when TRS errors are detected in either 8-bit or 10-bit TRS words.	R	0
	0	EAV_ERR	End of Active Video Error Flag. Set HIGH when TRS errors are detected in either 8-bit or 10-bit TRS words.	R	0



Table 3-12: Host Interface Description for Error Mask Register

Register Name	Bit	Name	Description	R/W	Default
ERROR_MASK	15-7	-	Not Used	-	-
Address: 25h	6	VD_STD_ERR_MASK	Video Standard Error Flag Mask bit.	R/W	0
	5	FF_CRC_ERR_MASK	Full Field CRC Error Flag Mask bit.	R/W	0
	4	AP_CRC_ERR_MASK	Active Picture CRC Error Flag Mask bit	R/W	0
	3	LOCK_ERR_MASK	Lock Error Flag Mask bit.	R/W	0
	2	CS_ERR_MASK	Checksum Error Flag Mask bit.	R/W	0
	1	SAV_ERR_MASK	Start of Active Video Error Flag Mask bit.	R/W	0
	0	EAV_ERR_MASK	End of Active Video Error Flag Mask bit.	R/W	0

#### 3.9.7.1 Video Standard Error Detection

If a mismatch between the received SMPTE 352M packets and the calculated video standard occurs, the GS9090A will indicate a video standard error by setting the VD\_STD\_ERR bit of the ERROR\_STATUS register HIGH. The device will detect errors in both version 1 and version 0 352M packets.

### 3.9.7.2 EDH CRC Error Detection

The GS9090A calculates the Full Field (FF) and Active Picture (AP) CRC words according to SMPTE RP165 in support of Error Detection and Handling packets in SD signals.

These calculated CRC values are compared with the received CRC values. If a mismatch is detected, the error is flagged in the AP\_CRC\_ERR and/or FF\_CRC\_ERR bits of the ERROR\_STATUS register. These two flags are shared between fields 1 and 2.

The AP\_CRC\_ERR bit will be set HIGH when an active picture CRC mismatch has been detected in field 1 or 2. The FF\_CRC\_ERR bit will be set HIGH when a full field CRC mismatch has been detected in field 1 or 2.

EDH CRC errors will only be indicated when the device has correctly received EDH packets.

SMPTE RP165 specifies the calculation ranges and scope of EDH data for standard 525 and 625 component digital interfaces. The GS9090A will utilize these standard ranges by default.



If the received video format does not correspond to 525 or 625 digital component video standards as determined by the flywheel pixel and line counters, then one of two schemes for determining the EDH calculation ranges will be employed:

- Ranges will be based on the line and pixel ranges programmed by the host interface; or
- 2. In the absence of user-programmed calculation ranges, ranges will be determined from the received TRS timing information.

The registers available to the host interface for programming EDH calculation ranges include active picture and full field line/pixel start and end positions for both fields. Table 3-13 shows the relevant registers, which default to '0' after a device reset.

If any or all of these register values are zero, then the EDH CRC calculation ranges will be determined from the flywheel generated timing. The first active and full field pixel will always be the first pixel after the SAV TRS code word. The last active and full field pixel will always be the last pixel before the start of the EAV TRS code words.

Table 3-13: Host Interface Description for EDH Calculation Range Registers

Register Name	Bit	Name	Description		Default
AP_LINE_START_F0	15-11	-	Not Used	_	-
Address: 15h	10-0	AP_LINE_START_F0[10:0]	Field 0 Active Picture start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_END_F0	15-11	_	Not Used	-	
Address: 16h	10-0	AP_LINE_END_F0[10:0]	Field 0 Active Picture end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_START_F1 Address: 17h	15-11	-	Not Used		-
	10-0	AP_LINE_START_F1[10:0]	Field 1 Active Picture start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_LINE_END_F1	15-11	- Not Used		-	-
Address: 18h	10-0	AP_LINE_END_F1[10:0]	Field 1 Active Picture end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_START_F0	15-11	-	Not Used	-	-
Address: 19h	10-0	FF_LINE_START_F0[10:0]	Field 0 Full Field start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_END_F0	15-11	-	Not Used	-	-
Address: 1Ah	10-0	FF_LINE_END_F0[10:0]	Field 0 Full Field end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0



Table 3-13: Host Interface Description for EDH Calculation Range Registers (Continued)

Register Name	ister Name Description		Description	R/W	Default
FF_LINE_START_F1	15-11	-	Not Used	-	-
Address: 1Bh	10-0	FF_LINE_START_F1[10:0]	Field 1 Full Field start line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_LINE_END_F1	15-11	- Not Used		-	_
Address: 1Ch	10-0	FF_LINE_END_F1[10:0]	Field 1 Full Field end line data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_PIXEL_START_F0	15-13	-	Not Used	-	-
Address: 1Dh	12-0	AP_PIXEL_START_F0[12:0]	Field 0 Active Picture start pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_PIXEL_END_F0	15-13	-	Not Used	-	-
Address: 1Eh	12-0	AP_PIXEL_END_F0[12:0]	Field 0 Active Picture end pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_PIXEL_START_F1	15-13	-	Not Used	-	_
Address: 1Fh	12-0	AP_PIXEL_START_F1[12:0]	Field 1 Active Picture start pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
AP_PIXEL_END_F1	15-13	_	Not Used	-	-
Address: 20h	12-0	AP_PIXEL_END_F1[12:0]	Field 1 Active Picture end pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_PIXEL_START_F0	15-13	-	Not Used	-	_
Address: 21h	12-0	FF_PIXEL_START_F0[12:0]	Field 0 Full Field start pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_PIXEL_END_F0	15-13	-	Not Used	-	-
Address: 22h	12-0	FF_PIXEL_END_F0[12:0]	Field 0 Full Field end pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_PIXEL_START_F1	15-13	-	Not Used	-	_
Address: 23h	12-0	FF_PIXEL_START_F1[12:0]	Field 1 Full Field start pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0
FF_PIXEL_END_F1	15-13	-	Not Used	-	-
Address: 24h	12-0	FF_PIXEL_END_F1[12:0]	Field 1 Full Field end pixel data used to set EDH calculation range outside of SMPTE RP 165 values.	R/W	0



### 3.9.7.3 Lock Error Detection

The LOCKED pin of the GS9090A indicates the lock status of the internal reclocker and lock detect blocks of the device. Only when the LOCKED pin is asserted HIGH has the device correctly locked to the received data stream (see Lock Detect on page 23).

The GS9090A will also indicate lock error to the host interface when LOCKED = LOW by setting the LOCK\_ERR bit in the ERROR\_STATUS register HIGH.

### 3.9.7.4 Ancillary Data Checksum Error Detection

The GS9090A will calculate checksums for all received ancillary data and compare the calculated values to the received checksum words. If a mismatch is detected, the CS ERR bit of the ERROR STATUS register will be set HIGH.

Although the GS9090A will calculate and compare checksum values for all ancillary data types by default, the host interface may program the device to check only certain types of ancillary data checksums. This is accomplished via the ANC\_TYPE registers as described in Programmable Ancillary Data Detection on page 32.

#### 3.9.7.5 TRS Error Detection

TRS error flags are generated by the GS9090A when:

- 1. The received TRS H timing does not correspond to the internal flywheel timing; or
- 2. The received TRS hamming codes are incorrect.

Both 8-bit and 10-bit SAV and EAV TRS words are checked for timing and data integrity errors. These are flagged via the SAV\_ERR and/or EAV\_ERR bits of the ERROR\_STATUS register.

NOTE: H timing based TRS errors will only be generated if the FW\_EN pin is set HIGH. F & V timing errors are not detected or corrected.

### 3.9.8 Error Correction and Insertion

In addition to signal error detection and indication, the GS9090A may also correct certain types of errors by inserting corrected code words, checksums, and TRS values into the data stream. These features are only available in SMPTE mode and the IOPROC\_EN pin must be set HIGH. Individual correction features may be enabled or disabled by setting bits 0 to 3 in the IOPROC\_DISABLE register (Table 3-14).

All of the IOPROC\_DISABLE register bits default to '0' after a device reset, enabling all of the processing features. To disable any individual error correction feature, the host interface must set the corresponding bit HIGH in the IOPROC\_DISABLE register.



Table 3-14: Host Interface Description for Internal Processing Disable Register

Register Name	Bit	Name	Description	R/W	Default
IOPROC_DISABLE	15-10	-	Not Used	-	-
Address: 00h 9	ANC_PKT_EXT	Ancillary Packet Extraction. When the FIFO is configured for Ancillary Data Extraction mode, the bit must be set HIGH to begin extraction.  NOTE: Setting ANC_PKT_EXT LOW will not	R/W	0	
			automatically disable ancillary data extraction (see Ancillary Data Extraction and Reading on page 52).		
	8-7	FIFO_MODE[1:0]	FIFO Mode: These bits control which mode the internal FIFO is operating in (see Table 3-15)	R/W	0
	6	H_CONFIG	Horizontal sync timing output configuration. Set LOW for active line blanking timing. Set HIGH for H blanking based on the H bit setting of the TRS word. See Figure 3-3 in HVF Timing Signal Generation on page 28.	R/W	0
	5-4		Not Used.		
3 ILLE	ILLEGAL_REMAP	Illegal Code re-mapping. Correction of illegal code words within the active picture. Set HIGH to disable. The IOPROC_EN pin must be set HIGH.	R/W	0	
	2	EDH_CRC_INS	Error Detection & Handling (EDH) Cyclical Redundancy Check (CRC) error correction insertion. Set HIGH to disable. The IOPROC_EN pin must be set HIGH.	R/W	0
	1	ANC_CSUM_INS	Ancillary Data Checksum insertion. Set HIGH to disable. The IOPROC_EN pin must be set HIGH.	R/W	0
	0	TRS_INS	Timing Reference Signal Insertion. The device will correct TRS based errors when set LOW (see TRS Error Correction on page 46). The IOPROC_EN pin must also be HIGH.	R/W	0
			Set this bit HIGH to disable.		

## 3.9.8.1 Illegal Code Remapping

If the ILLEGAL\_REMAP bit of the IOPROC\_DISABLE register is set LOW, the GS9090A will remap all codes within the active picture between the values 3FCh and 3FFh to 3FBh. All codes within the active picture area between the values 00h and 03h will be re-mapped to 04h.

In addition, 8-bit TRS and ancillary data preambles will be remapped to 10-bit values if this feature is enabled.



### 3.9.8.2 EDH CRC Error Correction

If the EDH\_CRC\_INS bit of the IOPROC\_DISABLE register is set LOW, the GS9090A will generate and insert active picture and full field CRC words into the EDH data packets received by the device.

Additionally, when EDH\_CRC\_INS is LOW, the device will set the active picture and full field CRC 'V' bits HIGH in the EDH packet (see EDH Flag Detection on page 34). The AP\_CRC\_V and FF\_CRC\_V register bits will only report the received EDH validity flags.

EDH CRC calculation ranges are described in EDH CRC Error Detection on page 41.

NOTE: Although the GS9090A will modify and insert EDH CRC words and EDH packet checksums, the device will only update EDH error flags when the EDH\_FLAG\_UPDATE bit is set HIGH (see EDH Flag Detection on page 34).

### 3.9.8.3 Ancillary Data Checksum Error Correction

When ancillary data checksum error correction and insertion is enabled, the GS9090A will generate and insert ancillary data checksums for all ancillary data words by default. Where user specified ancillary data has been programmed into the ANC\_TYPE registers of the host interface (see Programmable Ancillary Data Detection on page 32), only the checksums for the ancillary data programmed will be corrected.

This feature is enabled when the ANC\_CSUM\_INS bit of the IOPROC\_DISABLE register is set LOW.

### 3.9.8.4 TRS Error Correction

When TRS error correction and insertion is enabled, the GS9090A will generate and insert 10-bit TRS code words as required.

TRS word generation will be performed in accordance with the timing parameters generated by the flywheel to provide an element of noise immunity. As a result, TRS correction will only take place if the flywheel in enabled (FW\_EN = HIGH).

In addition, the TRS\_INS bit of the IOPROC\_DISABLE register must be set LOW.

NOTE: Only H timing based errors will be corrected (see TRS Error Detection on page 44).



# 3.10 Internal FIFO Operation

The GS9090A contains an internal video line-based FIFO, which can be programmed to work in any of the following modes:

- 1. Video Mode,
- 2. DVB-ASI Mode,
- 3. Ancillary Data Extraction Mode, or
- 4. Bypass Mode

The FIFO can be configured to one of the four modes by using the host interface to set the FIFO\_MODE[1:0] bits of the IOPROC\_DISABLE register (see Table 3-14 in Error Correction and Insertion on page 44). The setting of these bits is shown in Table 3-15. To enable the FIFO, the FIFO\_EN pin must be set HIGH. Additionally, if the FIFO is configured for video mode or ancillary data extraction mode, the IOPROC\_EN pin must be set HIGH.

The FIFO is fully asynchronous, allowing simultaneous read and write access. It has a depth of 2048 words, which will accommodate 1 full line of SD video for both 525 and 625 standards. The FIFO is 15 bits wide: 10 bits for video data and 5 bits for other signals, such as H, V, F, EDH\_DETECT, and ANC\_DETECT.

**Table 3-15: FIFO Configuration Bit Settings** 

FIFO Mode	FIFO_MODE[1:0] Register Setting	FIFO_EN Pin Setting	IOPROC_EN Pin Setting
Video Mode	00b	HIGH	HIGH
DVB-ASI Mode	01b	HIGH	Х
Ancillary Data Extraction Mode	10b	HIGH	HIGH
Bypass Mode	11b	Х	Х

NOTE: 'X' signifies 'don't care'. The pin is ignored and may be set HIGH or LOW.

### 3.10.1 Video Mode

The internal FIFO is in video mode when the FIFO\_EN and IOPROC\_EN pins are set HIGH, and the FIFO\_MODE[1:0] bits in the IOPROC\_DISABLE register are configured to 00b. By default, the FIFO\_MODE[1:0] bits are set to 00b by the device whenever the SMPTE\_BYPASS pin is set HIGH and the DVB\_ASI pin is set LOW (i.e. the device is in SMPTE mode); however, the FIFO\_MODE[1:0] bits may be programmed as required.

Figure 3-6 shows the input and output signals of the FIFO when it is configured for video mode.






Figure 3-6: FIFO in Video Mode

When operating in video mode, the GS9090A will write data sequentially into the FIFO, starting with the first active pixel in location zero of the memory. In this mode, it is possible to use the FIFO for clock phase interchange and data alignment / delay. The extracted H, V, and F information will also be written into the FIFO. The H, V, and F outputs will be timed to the video data read from the FIFO (see HVF Timing Signal Generation on page 28).

The device will ensure write-side synchronization is maintained, according to the extracted PCLK and flywheel timing information.

Full read-control of the FIFO is made available such that data will be clocked out of the FIFO on the rising edge of the externally provided RD\_CLK signal. When there is a HIGH-to-LOW transition at the  $\overline{RD}$ \_RESET pin the first pixel presented to the video data bus will be the first 000 of the SAV (see Figure 3-7). The  $\overline{FIFO}$ \_LD pulse may be used to control the  $\overline{RD}$ \_RESET pin.

NOTE: The RD\_RESET pulse should not be held LOW for more than one RD\_CLK cycle.




Figure 3-7: RD\_RESET Pulse Timing

In video mode, the ANC\_DETECT output signal will be timed to the data output from the FIFO (see Ancillary Data Detection and Indication on page 31 for more detail).



### 3.10.2 DVB-ASI Mode

The internal FIFO is in DVB-ASI mode when the FIFO\_EN pin is set HIGH, and the FIFO\_MODE[1:0] bits in the IOPROC\_DISABLE register are configured to 01b. By default, the FIFO\_MODE[1:0] bits are set to 01b by the device whenever the DVB\_ASI pin is set HIGH (i.e. the device is in DVB-ASI mode); however, the FIFO\_MODE[1:0] bits may be programmed as required.

Figure 3-8 shows the input and output signals of the FIFO when it is configured for DVB-ASI Mode.




Figure 3-8: FIFO in DVB-ASI Mode

When operating in DVB-ASI mode, the GS9090A's FIFO can be used for clock rate interchange operation. The extracted 8-bit MPEG packets will be written into the FIFO at 27MHz based on the SYNCOUT signal from the internal DVB-ASI decoder block. The SYNCOUT and WORDERR bits are also stored in the FIFO (see Status Signal Outputs on page 30).

When SYNCOUT goes HIGH, K28.5 stuffing characters have been detected and no data will be written into the FIFO.

Data is read out of the FIFO using the RD\_CLK pin. In DVB-ASI mode, the  $\overline{\text{RD}}_{-}$ RESET pin is not used.

### 3.10.2.1 Reading From the FIFO

The FIFO contains internal read and write pointers used to designate which spot in the FIFO the MPEG packet will be read from or written to. These internal pointers control the status flags FIFO\_EMPTY and FIFO\_FULL, which are available for output on the multi-function output port pins, if so programmed (see Programmable Multi-Function Outputs on page 57).

In the case where the write pointer is originally ahead of the read pointer, the FIFO\_EMPTY flag will be set HIGH when both pointers arrive at the same address (see block A in Figure 3-11). This flag can be used to determine when to stop reading from the device.

A write and read pointer offset may be programmed in the FIFO\_EMPTY\_OFFSET[9:0] register of the host interface. If an offset value is programmed in this register, the



FIFO\_EMPTY flag will be set HIGH when the read and write pointers of the FIFO are at the same address, and will remain HIGH until the write pointer reaches the programmed offset. Once the pointer offset has been exceeded, the FIFO\_EMPTY flag will go LOW (see block B in Figure 3-11).

In the case where the read pointer is originally ahead of the write pointer, the FIFO\_FULL flag will be set HIGH when both pointers arrive at the same address (see block C in Figure 3-11). This flag can be used to determine when to begin reading from the device.

A read and write pointer offset may also be programmed in the FIFO\_FULL\_OFFSET[9:0] register of the host interface. If an offset value is programmed in this register, the FIFO\_FULL flag will be set HIGH when the read and write pointers of the FIFO are at the same address, and will remain set HIGH until the read pointer reaches the programmed offset. Once the pointer offset has been exceeded, the FIFO\_FULL flag will be cleared (see block D in Figure 3-11).

### Gating the RD\_CLK Using the FIFO\_EMPTY Flag

Using the asynchronous FIFO\_EMPTY flag to gate RD\_CLK requires external clock gating circuity to generate a clean burst clock (see Figure 3-9). An example circuit for this application is shown in Figure 3-10.




Figure 3-9: Burst Clock




Figure 3-10: Example Circuit to Gate RD\_CLK Using the FIFO\_EMPTY Flag






Figure 3-11: Reading From the FIFO in DVB-ASI Mode



### 3.10.3 Ancillary Data Extraction Mode

The internal FIFO is ancillary data extraction mode when the FIFO\_EN and IOPROC\_EN pins are set HIGH, and the FIFO\_MODE[1:0] bits in the IOPROC\_DISABLE register are configured to 10b.

Once the FIFO enters ancillary data extraction mode, it takes 2200 PCLKs (82us) to initialize the FIFO before ancillary data extraction can begin.

In this mode, the FIFO is divided into two separate blocks of 1024 words each. This allows ancillary data to be written to one side of the FIFO while reading from the other. Thus, in each half of the FIFO, the GS9090A will write the contents of the packets up to a maximum of 1024 8-bit words.

As described in Programmable Ancillary Data Detection on page 32, up to five specific types of ancillary data to be extracted can be programmed in the ANC\_TYPE registers. If the ANC\_TYPE registers are all set to zero, the device will extract all types of ancillary data.

The entire packet, including the ancillary data flag (ADF), data identification (DID), secondary data identification (SDID), data count (DC), and checksum word will be written into the memory. The device will detect ancillary data packet DID's placed anywhere in the video data stream, including the active picture area.

Additionally, the lines from which the packets are to be extracted from can be programmed into the ANC\_LINE\_A[10:0] and ANC\_LINE\_B[10:0] registers, allowing ancillary data from a maximum of two lines per frame to be extracted. If only one line number register is programmed (with the other set to zero), ancillary data packets will be extracted from one line per frame only. When both registers are set to zero, the device will extract packets from all lines.

The extracted ancillary data is read through the host interface starting at address 02Ch up to 42Bh inclusive (1024 words). This must be done while there is a valid video signal present at the serial input and the device is locked (LOCKED = HIGH).

### 3.10.3.1 Ancillary Data Extraction and Reading

To start ancillary data extraction, the ANC\_PKT\_EXT bit of the IOPROC\_DISABLE register must be set HIGH (see Table 3-14 in Error Correction and Insertion on page 44). Packet extraction will begin in the following frame after this bit has been set HIGH.

NOTE: Ancillary data extraction will not begin until 2200 PCLKs (82us) after the device has entered into ancillary data extraction mode (FIFO\_MODE[1:0] = 10b), regardless of the setting of the ANC\_PKT\_EXT bit.

When the FIFO is configured for ancillary data extraction mode, setting the IOPROC\_EN pin LOW will disable packet extraction. If IOPROC\_EN is LOW, the setting of the ANC\_PKT\_EXT host interface bit will be ignored.



Clearing the ANC\_PKT\_EXT bit will not automatically disable ancillary data extraction. To disable ancillary data extraction, switch the FIFO into bypass mode by setting FIFO\_MODE[1:0] = 11b. 2200 PCLK cycles after the device re-enters ancillary data extraction mode, data extraction will commence immediately if ANC\_PKT\_EXT is still HIGH.

The ANC\_DETECT output flag available on the I/O output pin (see Programmable Multi-Function Outputs on page 57) can be used to determine the length of the ancillary data extracted and when to begin reading the extracted data from memory. Recall that ANC\_DETECT is HIGH whenever ancillary data has been detected.

In addition, the data count (DC) word, which is located three words after the ancillary data flag (ADF) in the memory, can be read to determine how many valid user data words (UDW) are present in the extracted packet (see SMPTE 291M for more details). The DC value can then be used to preset how many address reads must be performed to obtain only the user data words.

Ancillary data will be written into the first half of the FIFO until it is full or until the ANC\_DATA\_SWITCH bit is toggled (i.e. a HIGH-to-LOW or LOW-to-HIGH transition). If the ANC\_DATA\_SWITCH bit is not toggled, extracted data will not be written into memory after the first half of the FIFO is full (see block A in Figure 3-12).

When the ANC\_DATA\_SWITCH bit is toggled, new extracted data will be written to the second half starting at address zero (see block B in Figure 3-12). The data in the first half of the FIFO may still be read.


Once the data in the first half of the FIFO has been read, the ANC\_DATA\_SWITCH may be toggled again to enable the second half of the FIFO to be read. The first half of the FIFO will be cleared, and the device will continue to write ancillary data to the second half of the FIFO (see block C in Figure 3-12).

If the ANC\_DATA\_SWITCH bit is toggled again, new extracted data will be written to the first half starting at address zero (see block D in Figure 3-12). The data in the second half of the FIFO may still be read.

Toggling ANC\_DATA\_SWITCH again will clear the second half of the FIFO and restore the read and write pointers to the situation shown in block A. The switching process (shown in blocks A to D in Figure 3-12) will continue with each toggle of the ANC\_DATA\_SWITCH bit.

NOTE: At least 1100 PCLK cycles (41us) must pass between toggles of the ANC\_DATA\_SWITCH bit. The ANC\_DATA\_SWITCH bit must be toggled at a point in the video where no extraction is occurring (i.e. the ANC\_DETECT signal is LOW).





NOTE: At least 1100 PCLK cycles must pass between toggles of the ANC\_DATA\_SWITCH bit. The bit must be toggled at a point where no extraction is occuring (i.e. the ANC signal is LOW).

Figure 3-12: Ancillary Data Extraction and Reading



### 3.10.3.2 Clearing the ANC Data FIFO

When switching to ANC FIFO mode from any other mode and on power up, the user must follow one of the 2 methods below to ensure that the FIFO is fully cleared.

## **Clearing ANC FIFO Method 1:**

- 1. Enable ANC FIFO mode (write 10b into the FIFO\_MODE register).
- 2. Wait for ANC\_FIFO\_READY bit to be asserted.
- 3. Toggle (LOW-to-HIGH-to-LOW) ANC\_DATA\_SWITCH bit (bit 12 of IO\_CONFIG register) twice.

### **Clearing ANC FIFO Method 2:**

- 1. Power on device.
- 2. Set FIFO\_EN pin HIGH.
- 3. Enable ANC FIFO mode (write 10b into the FIFO\_MODE register).
- 4. Set FIFO\_EN pin LOW.
- 5. Set FIFO\_EN pin HIGH.

# 3.10.4 Bypass Mode

The internal FIFO is in bypass mode when the FIFO\_EN or IOPROC\_EN pin is set LOW, or the FIFO\_MODE[1:0] bits in the IOPROC\_DISABLE register are configured to 11b. By default, the FIFO\_MODE[1:0] bits are set to 11b by the device whenever both the SMPTE\_BYPASS and DVB\_ASI pins are LOW; however, the FIFO\_MODE[1:0] bits may be programmed as required.

In bypass mode, the FIFO is not inserted into the video path and data is presented to the output of the device synchronously with the PCLK output. The FIFO will be disabled and placed in static mode to save power.



# 3.11 Parallel Data Outputs

Data outputs are valid on the rising edge of PCLK as shown in Figure 3-13.




Figure 3-13: PCLK to Data & Control Signal Output Timing

The data is presented in 10-bit format and may be scrambled or unscrambled, framed or unframed.

The output data format is defined by the settings of the external  $\overline{\text{SMPTE\_BYPASS}}$  and DVB\_ASI pins (see Table 3-16). Recall that in Manual mode, these pins are set as inputs to the device. In Auto mode, however, the GS9090A sets the  $\overline{\text{SMPTE\_BYPASS}}$  pin as an output status signal.

**Table 3-16: Parallel Data Output Format** 

			Pin Settings
<b>Output Data Format</b>	DOUT[9:0]	SMPTE_BYPASS	DVB_ASI
10-bit Data	DATA	LOW	LOW
10-bit Multiplexed SD	Luma / Chroma	HIGH	LOW
10-bit DVB-ASI	DVB-ASI data	LOW	HIGH

### 3.11.1 Parallel Data Bus

The parallel data outputs of the GS9090A support both LVTTL and LVCMOS levels. These outputs use either +1.8V or +3.3V, supplied at the IO\_VDD and IO\_GND pins. When interfacing with +5V logic levels, the IO\_VDD pins should be supplied with +3.3V. For a low power connection, the IO\_VDD pins may be connected to +1.8V.

All outputs, including the PCLK output, will be driven to a high-impedance state if the RESET signal is asserted LOW with the exception of the STAT pins and the DATA\_ERROR pin which will maintain the last state they were in for the duration that RESET is asserted.



# 3.11.2 Parallel Output in SMPTE Mode

When the device is operating in SMPTE mode (see SMPTE Functionality on page 26), SD data is presented to the output bus in multiplexed format. The data will be output on the DOUT[9:0] pins and word aligned according to TRS ID words.

### 3.11.3 Parallel Output in DVB-ASI Mode

When operating in DVB-ASI mode (see DVB-ASI Functionality on page 29), the extracted 8-bit data words will be presented on DOUT[7:0] such that DOUT7 = HOUT is the most significant bit of the decoded transport stream data and DOUT0 = AOUT is the least significant bit.

In addition, DOUT9 and DOUT8 will be configured as the DVB-ASI status signals WORDERR and SYNCOUT respectively. See Status Signal Outputs on page 30 for a description of these DVB-ASI specific output signals.

# 3.11.4 Parallel Output in Data-Through Mode

When operating in Data-Through mode (see Data-Through functionality on page 30), the GS9090A presents data to the output data bus without performing any decoding, descrambling, or word-alignment.

As described in Data-Through functionality on page 30, the data bus outputs will be forced to logic LOW if the device is set to operate in Auto mode but cannot identify SMPTE TRS ID words in the input data stream.

# **3.12 Programmable Multi-Function Outputs**

The GS9090A has a multi-function output port that uses 4 pins, STAT0 through STAT3. Each pin can be programmed via the host interface to output one of the following signals: H, V, F, FIFO\_LD, ANC\_DETECT, EDH\_DETECT, FIFO\_FULL, and FIFO\_EMPTY.

Table 3-17: Output Signals Available on Multi-Function Output Ports

Output Status Signal	Reference
н	HVF Timing Signal Generation on page 28
V	HVF Timing Signal Generation on page 28
F	HVF Timing Signal Generation on page 28
FIFO_LD	FIFO Load Pulse on page 30
ANC_DETECT	Ancillary Data Detection and Indication on page 31
EDH_DETECT	EDH Packet Detection on page 33
FIFO_FULL	Reading From the FIFO on page 49
FIFO_EMPTY	Reading From the FIFO on page 49



The registers that determine the signals present on the STAT [3:0] pins are labelled STAT0\_CONFIG[2:0], STAT1\_CONFIG[2:0], STAT2\_CONFIG[2:0], and STAT3\_CONFIG[2:0] respectively. Table 3-18 shows the setting of the IO\_CONFIG registers for each of the available output signals.

Table 3-18: IO\_CONFIG Settings

Function	I/O	IO_CONFIG Setting
Н	Output	000b
V	Output	001b
F	Output	010b
FIFO_LD	Output	011b
ANC_DETECT	Output	100b
EDH_DETECT	Output	101b
FIFO_FULL	Output	110b
FIFO_EMPTY	Output	111b

The default setting for each IO\_CONFIG register depends on the configuration of the device and the internal FIFO mode selected. This is shown in Table 3-19.

NOTE: Signals not relevant to the particular mode of operation will be ignored and be high-impedance when programmed to be displayed on the STAT[3:0] pins. For example, the FIFO\_FULL and FIFO\_EMPTY flags can only be displayed on the STAT[3:0] pins when the device is in DVB-ASI mode. If the FIFO\_FULL or FIFO\_EMPTY value (110 and 111 respectively) is programmed into the IO\_CONFIG registers when the device is in SMPTE mode, the value will be ignored and the I/O pin will be set to a high impedance state.

Table 3-19: STAT [3:0] Output Default Configuration

Device Configuration	IO_CONFIG Register	I/O	Function	Default IO_CONFIG Setting
SMPTE Functionality	STAT0_CONFIG	Output	Н	000b
SMPTE_BYPASS = HIGH DVB_ASI = LOW FIFO: Video Mode or Ancillary Data Extraction Mode	STAT1_CONFIG	Output	V	001b
	STAT2_CONFIG	Output	F	010b
	STAT3_CONFIG	Output	FIFO_LD	011b
DVB-ASI	STAT0_CONFIG	Output	FIFO_FULL	110b
DVB_ASI = HIGH FIFO: DVB-ASI Mode	STAT1_CONFIG	Output	FIFO_EMPTY	111b
	STAT2_CONFIG	Output	High Z	000b
	STAT3_CONFIG	Output	High Z	000b



Table 3-19: STAT [3:0] Output Default Configuration (Continued)

Device Configuration	IO_CONFIG Register	I/O	Function	Default IO_CONFIG Setting
Data-Through	STAT0_CONFIG	Output	High Z	000b
SMPTE_BYPASS = LOW DVB_ASI = LOW	STAT1_CONFIG	Output	High Z	000b
	STAT2_CONFIG	Output	High Z	000b
	STAT3_CONFIG	Output	High Z	000b

# 3.13 Low-latency Mode

When the IOPROC\_EN pin is set LOW, the GS9090A will enter a low-latency mode such that the parallel data will be output with the minimum PCLK latency possible. The FIFO and all processing blocks except the descrambling and word alignment blocks will be bypassed when  $\overline{\text{SMPTE\_BYPASS}}$  is HIGH.

Low-latency mode will also be selected when <u>SMPTE\_BYPASS</u> is set LOW, regardless of the setting of the IOPROC\_EN signal (see <u>Table 3-20</u>).

In DVB-ASI mode, the device will have a higher latency than low-latency mode, although this latency will be less than SMPTE mode.

NOTE: When in low-latency mode, the STAT pin output of the ANC packet flag is delayed by 15 PCLK cycles with respect to the parallel video output. The length of the flag matches the length of the ANC packet.

Table 3-20: Pin Settings in Low-latency Mode

IOPROC_EN Setting	SMPTE_BYPASS Setting	Latency (PCLK Cycles)
LOW	LOW	9
HIGH	LOW	10
LOW	HIGH	10
HIGH	HIGH	25

NOTE: Latency applies to parallel processing core only.

When the GS9090A is configured for low-latency mode, the H, V, and F output timing will be TRS based blanking only as shown in Figure 3-14. Active line-based timing is not available and the setting of the H\_CONFIG host interface bit will be ignored.






Figure 3-14: H,V,F Timing In Low-latency Mode

# 3.14 GSPI Host Interface

The GSPI, or Gennum Serial Peripheral Interface, is a 4-wire interface provided to allow the host to enable additional features of the GS9090A and/or to provide additional status information through configuration registers in the device.

The GSPI comprises a serial data input signal SDIN, serial data output signal SDOUT, an active low chip select  $\overline{\text{CS}}$ , and a burst clock SCLK.

Because these pins are shared with the JTAG interface port, an additional control signal pin JTAG/HOST is provided. When JTAG/HOST is LOW, the GSPI interface is enabled.

When operating in GSPI mode, the SCLK, SDIN, and  $\overline{\text{CS}}$  signals are provided by the application interface. The SDOUT pin is a non-clocked loop-through of SDIN and may be connected to the SDIN of another device, allowing multiple devices to be connected to the GSPI chain. The interface is illustrated in Figure 3-15.




Figure 3-15: GSPI Application Interface Connection

All read or write access to the GS9090A is initiated and terminated by the host processor. Each access always begins with a 16-bit command word on SDIN indicating the address of the register of interest. This is followed by a 16-bit data word on SDIN in write mode, or a 16-bit data word on SDOUT in read mode.



## 3.14.1 Command Word Description

The command word consists of a 16-bit word transmitted MSB first and contains a read/write bit, an Auto-Increment bit and a 12-bit address. Figure 3-16 shows the command word format and bit configurations.

Command words are clocked into the GS9090A on the rising edge of the serial clock SCLK, which operates in a burst fashion.

When the Auto-Increment bit is set LOW, each command word must be followed by only one data word to ensure proper operation. If the Auto-Increment bit is set HIGH, the following data word will be written into the address specified in the command word, and subsequent data words will be written into incremental addresses from the previous data word. This facilitates multiple address writes without sending a command word for each data word.

Auto-Increment may be used for both read and write access.

### 3.14.2 Data Read and Write Timing

Read and write mode timing for the GSPI interface is shown in Figure 3-18 and Figure 3-19 respectively. The timing parameters are defined in Table 3-21.

When several devices are connected to the GSPI chain, only one  $\overline{CS}$  must be asserted during a read sequence.

During the write sequence, all command and following data words input at the SDIN pin are output at the SDOUT pin as is. Where several devices are connected to the GSPI chain, data can be written simultaneously to all the devices that have  $\overline{\text{CS}}$  set LOW.

**Table 3-21: GSPI Timing Parameters** 

Parameter	Definition	Specification
t <sub>0</sub>	The minimum duration of time chip select, $\overline{CS}$ , must be LOW before the first SCLK rising edge.	1.5 ns
t <sub>1</sub>	The minimum SCLK period.	18.5 ns
t <sub>2</sub>	Duty cycle tolerated by SCLK.	40% to 60%
t <sub>3</sub>	Minimum input setup time.	1.5 ns
t <sub>4</sub>	Write Cycle: the minimum duration of time between the last SCLK command (or data word if the Auto-Increment bit is HIGH) and the first SCLK of the data word.	37.1 ns
t <sub>5</sub>	Read Cycle: the minimum duration of time between the last SCLK command (or data word if the Auto-Increment bit is HIGH) and the first SCLK of the data word.	148.4 ns
t <sub>5</sub>	Read Cycle - FIFO in ANC Extraction Mode: the minimum duration of time between the last SCLK command (or data word if the Auto-Increment bit is HIGH) and the first SCLK of the data word.	222.6 ns



**Table 3-21: GSPI Timing Parameters (Continued)** 

Parameter	Definition	Specification
t <sub>6</sub>	Minimum output hold time.	1.5 ns
t <sub>7</sub>	The minimum duration of time between the last SCLK of the GSPI transaction and when $\overline{CS}$ can be set HIGH.	37.1 ns
t <sub>8</sub>	Minimum input hold time.	1.5 ns



RSV = Reserved. Must be set to zero. R/W: Read command when R/W = 1 Write command when R/W = 0

Figure 3-16: Command Word Format



Figure 3-17: Data Word Format




Figure 3-18: GSPI Read Mode Timing




Figure 3-19: GSPI Write Mode Timing



# 3.14.3 Configuration and Status Registers

Table 3-22 summarizes the GS9090A's internal status and configuration registers.

All of these registers are available to the host via the GSPI and are all individually addressable.

Where status registers contain less than the full 16 bits of information, two or more registers may be combined at a single logical address.

**Table 3-22: GS9090A Internal Registers** 

Address	Register Name	Reference
00h	IOPROC_DISABLE	Error Correction and Insertion on page 44
01h	ERROR_STATUS	Error Detection and Indication on page 39
02h	EDH_FLAG_IN	EDH Flag Detection on page 34
03h	EDH_FLAG_OUT	EDH Flag Detection on page 34
04h	DATA_FORMAT	Video Standard Indication on page 39
05h	IO_CONFIG	Programmable Multi-Function Outputs on page 57
06h	FIFO_EMPTY_OFFSET	Reading From the FIFO on page 49
07h	FIFO_FULL_OFFSET	Reading From the FIFO on page 49
08h - 0Eh	ANC_TYPE	Ancillary Data Detection and Indication on page 31
11h - 14h	RASTER_STRUCTURE	Automatic Video Standard and Data Format Detection on page 38
15h - 24h	EDH_CALC_RANGES	EDH CRC Error Detection on page 41
25h	ERROR_MASK	Error Detection and Indication on page 39
28h	FIFO_LD_POSITION	Programmable FIFO Load Position on page 31
02Ch - 42Bh	INTERNAL FIFO	Ancillary Data Extraction Mode on page 52



# 3.15 Reset Operation

When the  $\overline{\text{RESET}}$  signal on the GS9090A is de-asserted ( $\overline{\text{RESET}}$  = LOW to HIGH) the LOCKED and DATA[9:0] signals are valid after a period of 200ns after the rising edge of the  $\overline{\text{RESET}}$  signal. (See Figure 3-20)

The LOCKED or DATA[9:0] signals should not be sampled during this time.




Figure 3-20: Reset Timing

# 3.16 JTAG Operation

When the JTAG/HOST pin is set HIGH, the host interface port (as described in GSPI Host Interface on page 60) will be configured for JTAG test operation. In this mode, pins 16, 17, 19, and 20 become TMS, TCK, TDO, and TDI respectively. In addition, the RESET pin will operate as the test reset pin, as well as resetting the internal registers.

Boundary scan testing using the JTAG interface will be possible in this mode.

There are two methods in which ITAG can be used on the GS9090A:

- 1. As a stand-alone JTAG interface to be used at in-circuit ATE (Automatic Test Equipment) during PCB assembly; or
- 2. Under control of the host for applications such as system power self tests.

When the JTAG tests are applied by ATE, care must be taken to disable any other devices driving the digital I/O pins. If the tests are to be applied only at ATE, this can be accomplished with tri-state buffers used in conjunction with the JTAG/ $\overline{\text{HOST}}$  input signal. This is shown in Figure 3-21.

Alternatively, if the test capabilities are to be used in the system, the host may still control the JTAG/HOST input signal, but some means for tri-stating the host must exist in order to use the interface at ATE. This is represented in Figure 3-22.






Figure 3-21: In-Circuit JTAG




Figure 3-22: System JTAG

# 3.17 Device Power Up

The GS9090A has a recommended power supply sequence. To ensure correct power up, power the CORE\_VDD pins before the IO\_VDD pins. In order to initialize all internal operating conditions to their default state the  $\overline{\text{RESET}}$  pin must be held LOW for a minimum of  $t_{\text{reset}} = 1\text{ms}$ . (See Figure 3-23)

Device pins can be driven prior to power up without causing damage.




Figure 3-23: Reset pulse




# 4. References & Relevant Standards

SMPTE 125M	Component video signal 4:2:2 – bit parallel interface
SMPTE 259M	10-Bit 4:2:2 Component and $4f_{SC}$ Composite Digital Signals - Serial Digital Interface
SMPTE 291M	Ancillary Data Packet and Space Formatting
SMPTE 293M	$720\ x\ 483$ active line at $59.94\ Hz$ progressive scan production – digital representation
SMPTE 305.2M	Serial Data Transport Interface
SMPTE 352M	Video Payload Identification for Digital Television Interfaces
SMPTE RP165	Error Detection Checkwords and Status Flags for Use in Bit-Serial Digital Interfaces for Television
SMPTE RP168	Definition of Vertical Interval Switching Point for Synchronous Video Switching



# **5. Application Information**

# **5.1 Typical Application Circuit (Part A)**




NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted.

NOTE: For up-to-date component values and detailed operation of the equalizer, please see the GS9074A data sheet.




# **5.2 Typical Application Circuit (Part B)**





# 6. Package & Ordering Information

# **6.1 Package Dimensions**




#### NOTES:

- 1. DIMENSIONING AND TOLERANCE IS IN CONFORMANCE TO ASME Y14.5—1994 ALL DIMENSIONS ARE IN MILLIMETERS \* IN DEGREES
- 2. DIMENSION OF LEAD WIDTH APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP (BOTH ROWS). IF THE TERMINAL HAS OPTIONAL RADIUS ON THE END OF THE TERMINAL, THE LEAD WIDTH DIMENSION SHOULD NOT BE MEASURED IN THAT RADIUS AREA



# **6.2 Recommended PCB Footprint**



The Center Pad of the PCB footprint should be connected to the CORE\_GND plane by a minimum of 25 vias.

NOTE: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.

# **6.3 Packaging Data**

Parameter	Value
Package Type	8mm x 8mm 56-pin QFN
Package Drawing Reference	JEDEC M0220
Moisture Sensitivity Level	3
Junction to Case Thermal Resistance, $\theta_{\text{j-c}}$	12.2°C/W
Junction to Air Thermal Resistance, $\boldsymbol{\theta}_{j\text{-a}}$ (at zero airflow)	25.8°C/W
Psi	9.1°C/W
Pb-free and RoHS compliant	Yes






Figure 6-1: Package marking

## **6.4 Solder Reflow Profiles**

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 6-2. The recommended standard eutectic reflow profile is shown in Figure 6-3.




Figure 6-2: Maximum Pb-free Solder Reflow Profile (Preferred)






Figure 6-3: Standard Eutectic Solder Reflow Profile

# **6.5 Ordering Information**

Part Number	Package	Temperature Range
GS9090ACNE3	56-pin QFN	0°C to 70°C



# DOCUMENT IDENTIFICATION DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

#### **CAUTION**

Phone: +1 (905) 632-2996

E-mail: corporate@gennum.com

ELECTROSTATIC SENSITIVE DEVICES

DO NOT OPEN PACKAGES OF HANDLE EXCEPT AT

DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



### **GENNUM CORPORATE HEADQUARTERS**

4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada

#### **OTTAWA**

232 Herzberg Road, Suite 101 Kanata, Ontario K2K 2A1 Canada

Phone: +1 (613) 270-0458 Fax: +1 (613) 270-0429

#### **CALGARY**

3553 - 31st St. N.W., Suite 210 Calgary, Alberta T2L 2K7

Phone: +1 (403) 284-2672

### UNITED KINGDOM

North Building, Walden Court Parsonage Lane, Bishop's Stortford Hertfordshire, CM23 5DB United Kingdom

Phone: +44 1279 714170 Fax: +44 1279 714171

### INDIA

#208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar 751009

india

Phone: +91 (674) 653-4815 Fax: +91 (674) 259-5733

### **SNOWBUSH IP - A DIVISION OF GENNUM**

439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8

Canada

Phone: +1 (416) 925-5643 Fax: +1 (416) 925-0581 E-mail: sales@snowbush.com

Web Site: http://www.snowbush.com

#### MEXICO

288-A Paseo de Maravillas Jesus Ma., Aguascalientes

Mexico 20900

Phone: +1 (416) 848-0328

### JAPAN KK

Shinjuku Green Tower Building 27F 6-14-1, Nishi Shinjuku Shinjuku-ku, Tokyo, 160-0023

Japan

Phone: +81 (03) 3349-5501 Fax: +81 (03) 3349-5505

E-mail: gennum-japan@gennum.com Web Site: http://www.gennum.co.jp

#### TAIWAN

6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City 11502

Taiwan R.O.C.

Phone: (886) 2-8732-8879 Fax: (886) 2-8732-8870

E-mail: gennum-taiwan@gennum.com

## GERMANY

Hainbuchenstraße 2 80935 Muenchen (Munich), Germany

Fax: +1 (905) 632-2055

www.gennum.com

Phone: +49-89-35831696 Fax: +49-89-35804653

E-mail: gennum-germany@gennum.com

#### **NORTH AMERICA WESTERN REGION**

691 South Milpitas Blvd., Suite #200

Milpitas, CA 95035 United States

Phone: +1 (408) 934-1301 Fax: +1 (408) 934-1029

E-mail: naw\_sales@gennum.com

### **NORTH AMERICA EASTERN REGION**

4281 Harvester Road Burlington, Ontario L7L 5M4

Canada

Phone: +1 (905) 632-2996 Fax: +1 (905) 632-2055

E-mail: nae\_sales@gennum.com

#### KOREA

8F Jinnex Lakeview Bldg. 65-2, Bangidong, Songpagu Seoul, Korea 138-828 Phone: +82-2-414-2991

Fax: +82-2-414-299

E-mail: gennum-korea@gennum.com

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

All other trademarks mentioned are the properties of their respective owners.

GENNUM and the Gennum logo are registered trademarks of Gennum Corporation.

© Copyright 2003 Gennum Corporation. All rights reserved.

www.gennum.com

