Data Sheet

## Programmable 18-Channel Gamma with 1-Channel $V_{\text {сом }}$ with Reference

The EL5625 represents a high integration programmable buffer solution from Intersil. The device integrates 18channels of programmable buffers, with a single programmable $\mathrm{V}_{\mathrm{COM}}$, a reference output, and a supply side LDO.

The 18-channel programmable buffers have 11-bit resolution and rail-to-rail outputs. Each output is capable of driving 15 mA continuous.

The $\mathrm{V}_{\mathrm{COM}}$ output also features 11-bits of resolution. The generated voltage is connected to the non-inverting input of the integrated $\mathrm{V}_{\text {COM }}$ amplifier. This amplifier has a shortcircuit current of $1 \mathrm{~A}, 100 \mathrm{~mA}$ continuous.

The integrated low drop-out regulator is used, in conjunction with an external transistor, to provide a solid supply voltage to the device. It features 200 mV minimum drop-out and has very good load regulation for the cleanest gamma and $\mathrm{V}_{\mathrm{COM}}$ outputs.

The EL5625 also includes over-temperature protection and is available in a 38 Ld QFN package.

## Pinout



## Features

- 18-channel programmable gamma
- Rail-to-rail
- Single $\mathrm{V}_{\mathrm{COM}}$ amplifier
- 1A peak output
- 11-bit resolution per output
- Accuracy $\pm 0.5 \%$
- Integrated supply LDO
- Low drop out - 200 mV
- Integrated reference
- Very accurate - 0.75\%
- +7V to +16 V supply
- Thermal protection
- 38 Ld QFN
- Pb-free (RoHS compliant)


## Applications

- LCD-TVs
- Flat panel monitors
- TFT-LCD displays


## Ordering Information

| PART NUMBER <br> (See Note) | PART <br> MARKINGPACKAGE <br> (Pb-Free)PKG. <br> DWG. \# |  |  |
| :--- | :--- | :--- | :--- |
| EL5625ILZ | 5625 ILZ | 38 Ld QFN | MDP0046 |
| EL5625ILZ-T13 | $5625 I L Z ~$ | 38 Ld QFN <br> (Tape and Reel) | MDP0046 |

*Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb -free plastic packaged products employ special Pb -free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$
Supply Voltage between $\mathrm{V}_{\mathrm{S}}$ and $\mathrm{GND} . \ldots . .4 .5 \mathrm{~V}(\min )$ to $18 \mathrm{~V}(\max )$ Supply Voltage between $\mathrm{V}_{\mathrm{SD}}$ and $G N D 3 \mathrm{~V}(\mathrm{~min})$ to $\mathrm{V}_{\mathrm{S}}$ and $+7(\max )$ Maximum Continuous Output Current (Gamma) . . . . . . . . . . . 15mA Maximum Continuous Output Current ( $\mathrm{V}_{\mathrm{COM}}$ ) . . . . . . . . . . . 100mA

Ambient Operating Temperature . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Maximum Die Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . $+125^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $\quad V_{S}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFH}}=13 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |
| Is | Supply Current | No load |  | 11 | 15 | mA |
| ISD | Digital Supply Current |  |  | 1.1 | 1.35 | mA |
| ANALOG |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low (Chan 1-16) | Sinking 5mA $\left(\mathrm{V}_{\text {REFH }}=15 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=0\right)$ |  | 100 | 200 | mV |
|  | Output Swing Low (Chan 17, 18) |  |  | 50 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High (Chan 1, 2) | Sourcing 5mA $\left(\mathrm{V}_{\text {REFH }}=15 \mathrm{~V}, \mathrm{~V}_{\text {REFL }}=0\right)$ | 14.85 | 14.95 |  | V |
|  | Output Swing High (Chan 3-18) |  | 14.8 | 14.9 |  | V |
| ISC | Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$ | 100 | 130 |  | mA |
| PSRR | Power Supply Rejection Ratio | $\mathrm{V}_{\mathrm{S}^{+}}$is moved from 14 V to 16 V | 50 | 70 |  | dB |
|  |  | $\mathrm{V}_{\mathrm{COM}}$ | 45 | 60 |  | dB |
| $\mathrm{t}_{\mathrm{D}}$ | Program to Out Delay |  |  | 4 |  | ms |
| $\mathrm{V}_{\text {AC }}$ | Accuracy Referred to the Ideal Value | Code $=512$ |  | 20 |  | mV |
| $\Delta \mathrm{V}_{\text {MIS }}$ | Channel to Channel Mismatch | Code $=512$ |  | 2 |  | mV |
| $\mathrm{V}_{\text {DROOP }}$ | Droop Voltage |  |  | 1 | 2 | $\mathrm{mV} / \mathrm{ms}$ |
| $\mathrm{R}_{\text {INH }}$ | Input Resistance @ $\mathrm{V}_{\text {REFH, }}$, $\mathrm{V}_{\text {REFL }}$ |  | 25 | 32 |  | $\mathrm{k} \Omega$ |
| REG | Load Regulation | IOUT $=5 \mathrm{~mA}$ step |  | 1 | 3 | $\mathrm{mV} / \mathrm{mA}$ |
| BG | Band Gap |  | 1.227 | 1.242 | 1.257 | V |
| DIGITAL |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  |  | 1 | V |
| $\mathrm{F}_{\text {CLK }}$ | Clock Frequency |  |  | 5 |  | MHz |
| $t_{s}$ | Setup Time |  |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time |  |  | 20 |  | ns |
| tic | Load to Clock Time |  |  | 20 |  | ns |
| ${ }^{\text {t CE }}$ | Clock to Load Line |  |  | 20 |  | ns |
| toco | Clock to Out Delay Time | Negative edge of SCLK |  | 10 |  | ns |
| RSDIN | S DIN Input Resistance |  |  | 1 |  | G $\Omega$ |
| TPULSE | Minimum Pulse Width for EXT_OSC Signal |  |  | 5 |  | $\mu \mathrm{s}$ |

Electrical Specifications $V_{S}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFH}}=13 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFL}}=2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega$ and $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ to $0 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Duty Cycle | Duty Cycle for EXT_OSC Signal |  |  | 50 |  | \% |
| F_OSC | Internal Refresh Oscillator Frequency | OSC_Select $=0$ |  | 21 |  | kHz |
| INL | Integral Nonlinearity Error |  |  | 1.3 |  | LSB |
| DNL | Differential Nonlinearity Error |  |  | 0.5 |  | LSB |
| $\mathrm{V}_{\text {COM }}$ CHARACTERISTICS |  |  |  |  |  |  |
| BW | Bandwidth of $\mathrm{V}_{\text {COM }}$ |  |  | 10 |  | MHz |
| SR | Slew Rate |  | 5 | 9 |  | V/us |
| Isc | Short-Circuit Current |  |  | 1000 |  | mA |

## Typical Application Diagram



EL5625

## Pin Descriptions

| PIN NUMBER | PIN NAME | PIN TYPE | PIN DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | OUTA | Analog Output | Channel A output voltage |
| 2 | LDO_COMP | Analog Input | LDO compensation capacitor |
| 3 | LDO_IN | Analog Input | LDO inverting input |
| 4 | VSD | Power | Positive power supply for digital circuits (3.3V-5V) |
| 5 | SDI | Logic Input | Serial data input |
| 6 | SCLK | Logic Input | Serial data clock |
| 7 | ENA | Logic Input | Chip select, low enables data input to logic |
| 8 | SDO | Logic Output | Serial data output |
| 9 | RD_WRBAR | Analog Input | Read, write select: "0" = write, "1" = read |
| 10 | EXT_OSC | Input/Output | Oscillator pin for synchronizing |
| 11 | RESET | Analog Input | Reset all registers: "0" = reset |
| 12 | OUTR | Analog Output | Channel R output voltage |
| 13 | OUTQ | Analog Output | Channel Q output voltage |
| 14 | OUTP | Analog Output | Channel P output voltage |
| 15 | OUTO | Analog Output | Channel O output voltage |
| 16 | OUTN | Analog Output | Channel N output voltage |
| 17 | OUTM | Analog Output | Channel M output voltage |
| 18 | OUTL | Analog Output | Channel L output voltage |
| 19 | OUTK | Analog Output | Channel K output voltage |
| 20 | OUTJ | Analog Output | Channel J output voltage |
| 21, 30 | VS | Power | Positive supply voltage for analog circuits ( $4.5 \mathrm{~V}-16.5 \mathrm{~V}$ ) |
| 22 | OUTCOM | Analog Output | $\mathrm{V}_{\text {COM }}$ output |
| 23, 29 | GND | Power | Ground |
| 24 | INNCOM | Analog Input | $\mathrm{V}_{\text {COM }}$ inverting input |
| 25 | REFL | Analog Input | Low reference voltage |
| 26 | REFH | Analog Input | High reference voltage |
| 27 | LDO_OUT | Analog Output | LDO output |
| 28 | CAP | Analog | Decoupling capacitor for internal reference |
| 31 | OUTI | Analog Output | Channel I output voltage |
| 32 | OUTH | Analog Output | Channel H output voltage |
| 33 | OUTG | Analog Output | Channel G output voltage |
| 34 | OUTF | Analog Output | Channel F output voltage |
| 35 | OUTE | Analog Output | Channel E output voltage |
| 36 | OUTD | Analog Output | Channel D output voltage |
| 37 | OUTC | Analog Output | Channel C output voltage |
| 38 | OUTB | Analog Output | Channel B output voltage |

## Typical Performance Curves


$M=400 \mathrm{~ns} / \mathrm{DIV}$

FIGURE 1. TRANSIENT LOAD REGULATION (SOURCING)


FIGURE 3. LARGE SIGNAL RESPONSE (RISING FROM OV TO 8V)


FIGURE 5. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

$M=400 \mathrm{~ns} / \mathrm{DIV}$

FIGURE 2. TRANSIENT LOAD REGULATION (SINKING)

$M=400 \mu \mathrm{~s} / \mathrm{DIV}$
FIGURE 4. SMALL SIGNAL RESPONSE (FALLING FROM 200mV TO 100mV)


FIGURE 6. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## General Description

The EL5625 is designed to produce the reference voltages required in TFT-LCD applications. Each output is programmed to the required voltage with 11 bits of resolution. Ref-High and Ref-Low pins determine the high and low voltages of the output range. These outputs can be driven to within 50 mV of the power rails of the EL5625. Programming of each output, 18 buffers and 1 Vcom , is performed using the USB interface.

## USB Interface

The EL5625 uses USB interface to control the 18 Gamma channels and Vcom channel (Figure 7). Software is available for download on Intersil's website.


FIGURE 7. USB INTERFACE

## Serial Interface

The EL5625 is programmed through a three-wire serial interface. The start and stop conditions are defined by the $\overline{\mathrm{ENA}}$ signal. While the $\overline{\mathrm{ENA}}$ is low, the data on the SDI (serial data input) pin is shifted into the 16 -bit shift register on the positive edge of the SCLK (serial clock) signal. The MSB (bit 15) is loaded first and the LSB (bit 0 ) is loaded last (see Table 1). After the full 16-bit data has been loaded, the ENA is pulled high and the addressed output channel is updated. The SCLK is disabled internally when the ENA is high. The SCLK must be low before the ENA is pulled low.

The Serial Timing Diagram and parameters table show the timing requirements for three-wire signals.

The serial data has a minimum length of 16 bits, the MSB (most significant bit) is the first bit in the signal. The bits are allocated to the following functions (also refer to the Control Bits Logic Table).

- Bits 15 through 11 select the channel to be written to, these are binary coded with channel $A=0$, and channel $R=17$
- The 11-bit data is on bits 10 through 0 . Some examples of data words are shown in the table of Serial Programming Examples

TABLE 1. CONTROL BITS LOGIC TABLE

| BIT | NAME | DESCRIPTION |
| :--- | :---: | :--- |
| B15 | A4 | Channel Address |
| B14 | A3 | Channel Address |
| B13 | A2 | Channel Address |
| B12 | A1 | Channel Address |
| B11 | A0 | Channel Address |
| B10 | D10 | Data |
| B9 | D9 | Data |
| B8 | D8 | Data |
| B7 | D7 | Data |
| B6 | D6 | Data |
| B5 | D5 | Data |
| B4 | D4 | Data |
| B3 | D3 | Data |
| B2 | D2 | Data |
| B1 | D1 | Data |
| B0 | D0 | Data |

## Serial Timing Diagram



TABLE 2. SERIAL TIMING PARAMETERS

| PARAMETER | RECOMMENDED OPERATING RANGE | DESCRIPTION |
| :---: | :---: | :--- |
| T | $\geq 200 \mathrm{~ns}$ | Clock Period |
| $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ | $0.05^{*} \mathrm{~T}$ | Clock Rise/Fall Time |
| $\mathrm{t}_{\mathrm{HE}}$ | $\geq 10 \mathrm{~ns}$ | $\overline{\text { ENA Hold Time }}$ |
| $\mathrm{t}_{\mathrm{SE}}$ | $\geq 10 \mathrm{~ns}$ | $\overline{\text { ENA Setup Time }}$ |
| $\mathrm{t}_{\mathrm{HD}}$ | $\geq 10 \mathrm{~ns}$ | Data Hold Time |
| $\mathrm{t}_{\mathrm{SD}}$ | $\geq 10 \mathrm{~ns}$ | Data Setup Time |
| $\mathrm{t}_{\mathrm{W}}$ | $0.50{ }^{*} \mathrm{~T}$ | Clock Pulse Width |

## $V_{\text {COM }}$ Amplifier

The $\mathrm{V}_{\mathrm{COM}}$ amplifier is designed to control the voltage on the back plate of an LCD display. This plate is capacitively coupled to the pixel drive voltage which alternately cycles positive and negative at the line rates for the display. Thus the amplifier must be capable of sourcing and sinking capacitive pulse of current, which can be quite large ( 100 mA for typical applications).

## Analog Section

## TRANSFER FUNCTION

The transfer function is:
$\mathrm{V}_{\text {OUT(IDEAL) }}=\mathrm{V}_{\text {REFL }}+\frac{\text { data }}{2048} \times\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right)$
where data is the decimal value of the 11-bit data binary input code.

The output voltages from the EL5625 will be derived from the reference voltages present at the $V_{\text {REFL }}$ and $V_{\text {REFH }}$ pins. The impedance between those two pins is about $32 \mathrm{k} \Omega$.

Care should be taken that the system design holds these two reference voltages within the limits of the power rails of the EL5625. GND $<\mathrm{V}_{\text {REFH }} \leq \mathrm{V}_{\mathrm{S}}$ and $G N D \leq \mathrm{V}_{\text {REFL }} \leq \mathrm{V}_{\text {REFH }}$.

## CLOCK OSCILLATOR

The EL5625 requires an internal clock or external clock to refresh its outputs. The outputs are refreshed at the falling OSC clock edges. The output refreshed switches open at the rising edges of the OSC clock. The driving load shouldn't be changed at the rising edges of the OSC clock. Otherwise, it will generate a voltage error at the outputs. This clock may be input or output via the clock pin labelled EXT_OSC. The internal clock is provided by an internal oscillator running at approximately 21 kHz and can be output to the EXT_OSC pin. In a 2 chip system, if the driving loads are stable, one chip may be programmed to use the internal oscillator; then the OSC pin will output the clock from the internal oscillator. The second chip may have the OSC pin connected to this clock source.

For transient load application, the external clock mode should be used to ensure all functions are synchronized together. The positive edge of the external clock to the OSC pin should be timed to avoid the transient load effect. The Application Drawing shows the LCD H rate signal used, here the positive clock edge is timed to avoid the transient load of the column driver circuits.

TABLE 3. OSC CONTROL LOGIC TABLE WITH BAND GAP TRIM SELECTION

|  | Band Gap Trim (mV) |  |  |  |  |  |  |  |  | INT/EXT |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name |  | A4 | A3 | A2 | A1 | A0 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| BIT |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Internal OSC | 13.5 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | -24.3 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  | 43.74 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | -78.73 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|  | 141.7 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| External OSC | 13.5 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | -24.3 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
|  | 43.74 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | -78.73 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|  | 141.7 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

TABLE 4. CHANNEL ADDRESS OF OUTPUT CHANNEL

| OUT CHANNEL | REGISTER ADDRESS | CHANNEL ADDRESS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| B | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| C | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| D | 3 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| E | 4 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| F | 5 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| G | 6 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| H | 7 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 8 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| J | 9 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| K | 10 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| L | 11 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| M | 12 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| N | 13 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 0 | 14 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| P | 15 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| Q | 16 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R | 17 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| VCOM | 18 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| INT/EXT \& BAND GAP TRIM | 19 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

## CHANNEL OUTPUTS

Each of the channel outputs has a rail-to-rail buffer. This enables all channels to have the capability to drive to within 50 mV of the power rails, (see Electrical Characteristics for details).

When driving large capacitive loads, a series resistor should be placed in series with the output (Usually between $5 \Omega$ and $50 \Omega$ ).

Each of the channels is updated on a continuous cycle, the time for the new data to appear at a specific output will depend on the exact timing relationship of the incoming data to this cycle.

The best-case scenario is when the data has just been captured and then passed on to the output stage immediately; this can be as short as $48 \mu \mathrm{~s}$. In the worst-case scenario, this will be $860 \mu$ s for EL5625, when the data has just missed the cycle at f_OSC $=21 \mathrm{kHz}$.

When a large change in output voltage is required, the change will occur in 2 V steps, thus the requisite number of timing cycles will be added to the overall update time. This means that a large change of 16 V can take between 6.8 ms and 7.2 ms depending on the absolute timing relative to the update cycle.

## Output Stage and the Use of External Oscillator

Simplified output sample and hold amp stage for one channel.


FIGURE 8.

The output voltage is generated from the DAC, which is $\mathrm{V}_{\mathrm{IN}}$ in the above circuit. The refreshed switches are controlled by the internal or external oscillator signal. When the OSC clock signal is low, switches $S_{1}$ and $S_{2}$ are closed. The output $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{IN}}$ and at the same time the sample and hold cap CH is being charged. When the OSC clock signal is high, the refreshed switches $S_{1}$ and $S_{2}$ are opened and the output voltage is maintained by CH . This refreshed process will repeat every 18 clock cycles for each channel. The time takes to update the output depends on the timing at the $\mathrm{V}_{\mathrm{IN}}$ and the state of the switches. It can take 1 to 19 clock cycles to update each output.

For the sample and hold capacitor CH to maintain the correct output voltage, the driving load shouldn't be changed
at the rising edge of the OSC signal. Since at the rising edge of the OSC clock, the refreshed switches are being opened, if the load changes at that time, it will generate an error output voltage. For a fixed load condition, the internal oscillator can be used.

For the transient load condition, the external OSC mode should be used to avoid the conflict between the rising edge of the OSC signal and the changing load. So a timing delay circuit will be needed to delay the OSC signal and avoid the rising edge of the OSC signal and changing the load at the same time.

## TRANSIENT LOAD RESPONSE



FIGURE 9.
Channel 3 --- sinking and sourcing 5mA current
Channel 2 --- EXT_OSC signal
Channel 1 --- VOUT
Here, the OSC signal is synchronized to the load signal. The rising edge of the OSC signal is then delayed by some amount of time and gives enough time for CH to be charged to a new voltage before the switches are opened.

## CHANNEL TO CHANNEL REFRESH



FIGURE 10.

Ch1 --- Output1
Ch3 --- Output2
Ch2 --- EXT_OSC

At the falling edge of the OSC, output 1 is being refreshed and one clock cycle later, output 2 is being refreshed. The spike you see here is the response of the output amplifier when the refreshed switches are closed. When driving a big capacitor load, there will be ringing at the spikes because the phase margin of the amplifier is decreased.

The speed of the external OSC signal shouldn't be greater than 70 kHz because for the worst condition, it will take at least $4 \mu$ s to charge the sample and hold capacitor CH . The pulse width has to be at least $4 \mu$ s long. From our lab test, the duty cycle of the OSC signal must be greater than $30 \%$.

## POWER DISSIPATION

With the 100 mA maximum continues output drive capability for $V_{\text {COM }}$ channel, it is possible to exceed the $125^{\circ} \mathrm{C}$ absolute maximum junction temperature. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the part to remain in the safe operation.

The maximum power dissipation allowed in a package is determined according to:
$P_{\text {DMAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\Theta_{J A}}$
where:

- $\mathrm{T}_{\text {JMAX }}=$ Maximum junction temperature
- TAMAX = Maximum ambient temperature
- $\theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $P_{\text {DMAX }}=$ Maximum power dissipation in the package

The maximum power dissipation actually produced by the IC is the total quiescent supply current times the total power supply voltage and plus the power in the IC due to the loads.
$P_{\text {DMAX }}=\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{S}}+\Sigma\left[\left(\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{\text {OUT }} \mathrm{i}\right) \times \mathrm{I}_{\text {LOAD }}{ }^{\mathrm{i}}\right]$
when sourcing, and:
$P_{\text {DMAX }}=V_{S} \times I_{S}+\Sigma\left(V_{\text {OUT }}{ }^{\mathrm{i} \times I_{\text {LOAD }}}{ }^{\mathrm{i}}\right)$
when sinking.
Where:

- $\mathrm{i}=18$
- $\mathrm{V}_{\mathrm{S}}=$ Supply voltage
- IS = Quiescent current
- $\mathrm{V}_{\text {OUT }} \mathrm{i}=$ Output voltage of the i channel
- LLOADi $=$ Load current of the i channel

By setting the two $P_{\text {DMAX }}$ equations equal to each other, we can solve for the R LOAD to avoid the device overheat. The package power dissipation curves provide a convenient way to see if the device will overheat.

## THERMAL SHUTDOWN

The EL5625 has an internal thermal shutdown circuitry that prevents overheating of the part. When the junction temperature goes up to about $150^{\circ} \mathrm{C}$, the part will be disabled. When the junction temperature drops down to about $120^{\circ} \mathrm{C}$, the part will be enabled. With this feature, any short circuit at the outputs will enable the thermal shutdown circuitry to disable the part.

## POWER SUPPLY BYPASSING AND PRINTED CIRCUIT BOARD LAYOUT

Good printed circuit board layout is necessary for optimum performance. A low impedance and clean analog ground plane should be used for the EL5625. The traces from the two ground pins to the ground plane must be very short. The thermal pad of the EL5625 should be connected to the analog ground plane. Lead length should be as short as possible and all power supply pins must be well bypassed. A $0.1 \mu \mathrm{~F}$ ceramic capacitor must be place very close to the $\mathrm{V}_{\mathrm{S}}$, $\mathrm{V}_{\text {REFH }}, \mathrm{V}_{\text {REFL }}$, and CAP pins. A $4.7 \mu \mathrm{~F}$ local bypass tantalum capacitor should be placed to the $\mathrm{V}_{\mathrm{S}}, \mathrm{V}_{\text {REFH }}$, and $V_{\text {REFL }}$ pins.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9001 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## QFN (Quad Flat No-Lead) Package Family



TOP VIEW


BOTTOM VIEW


MDP0046
QFN (QUAD FLAT NO-LEAD) PACKAGE FAMILY
(COMPLIANT TO JEDEC MO-220)

|  | MILLIMETERS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | QFN44 | QFN38 | QFN32 |  | TOLERANCE | NOTES |
| A | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /-0.02$ | - |
| b | 0.25 | 0.25 | 0.23 | 0.22 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 7.00 | 5.00 | 8.00 | 5.00 | Basic | - |
| D2 | 5.10 | 3.80 | 5.80 | $3.60 / 2.48$ | Reference | 8 |
| E | 7.00 | 7.00 | 8.00 | 6.00 | Basic | - |
| E2 | 5.10 | 5.80 | 5.80 | $4.60 / 3.40$ | Reference | 8 |
| e | 0.50 | 0.50 | 0.80 | 0.50 | Basic | - |
| L | 0.55 | 0.40 | 0.53 | 0.50 | $\pm 0.05$ | - |
| N | 44 | 38 | 32 | 32 | Reference | 4 |
| ND | 11 | 7 | 8 | 7 | Reference | 6 |
| NE | 11 | 12 | 8 | 9 | Reference | 5 |


|  | MILLIMETERS |  |  |  |  |  | TOLER- |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | QFN28 | QFN24 | QFN20 |  | QFN16 | ANCE |  |
| A | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.10$ | - |
| A1 | 0.02 | 0.02 | 0.02 | 0.02 | 0.02 | $+0.03 /$ <br> -0.02 | - |
| b | 0.25 | 0.25 | 0.30 | 0.25 | 0.33 | $\pm 0.02$ | - |
| c | 0.20 | 0.20 | 0.20 | 0.20 | 0.20 | Reference | - |
| D | 4.00 | 4.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| D2 | 2.65 | 2.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| E | 5.00 | 5.00 | 5.00 | 4.00 | 4.00 | Basic | - |
| E2 | 3.65 | 3.80 | 3.70 | 2.70 | 2.40 | Reference | - |
| e | 0.50 | 0.50 | 0.65 | 0.50 | 0.65 | Basic | - |
| L | 0.40 | 0.40 | 0.40 | 0.40 | 0.60 | $\pm 0.05$ | - |
| N | 28 | 24 | 20 | 20 | 16 | Reference | 4 |
| ND | 6 | 5 | 5 | 5 | 4 | Reference | 6 |
| NE | 8 | 7 | 5 | 5 | 4 | Reference | 5 |

Rev 11 2/07
NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Tiebar view shown is a non-functional feature.
3. Bottom-side pin \#1 I.D. is a diepad chamfer as shown.
4. N is the total number of terminals on the device.
5. NE is the number of terminals on the " $E$ " side of the package (or Y-direction).
6. ND is the number of terminals on the " $D$ " side of the package (or X-direction). ND = (N/2)-NE.
7. Inward end of terminal may be square or circular in shape with radius (b/2) as shown.
8. If two values are listed, multiple exposed pad options are available. Refer to device-specific datasheet.

[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

