



---

The following document contains information on Cypress products. Although the document is marked with the name “Spansion” and “Fujitsu”, the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today’s most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM™ and SRAM, Traveo™ microcontrollers, the industry’s only PSoC® programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense® capacitive touch-sensing controllers, and Wireless BLE Bluetooth® Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# 32-bit Proprietary Microcontroller

CMOS

## FR60Lite MB91210 Series

### MB91F211B/213A/F213A/F218S/V210

#### ■ DESCRIPTIONS

MB91210 series is Fujitsu Microelectronics's general-purpose 32-bit RISC microcontroller, which is designed for embedded control applications that require high-speed real-time processing of consumer appliances. This microcontroller uses FR60Lite as its CPU, compatible with other products in the FR\* family.

This series incorporates a built-in UART with LIN function and CAN controller.

\* : FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Microelectronics Limited.

#### ■ FEATURES

- FR CPU
  - 32-bit RISC, load/store architecture, 5-stage pipeline
  - Maximum operating frequency : 40 MHz (Source oscillation is 4 MHz - PLL clock multiplier system)
  - 16-bit fixed length instructions (basic instructions), one instruction per cycle
  - Memory-memory transfer instructions, bit processing instructions, barrel shift instructions
    - Instructions adapted for embedded applications
  - Function entry/exit instructions, multiple-register load/store instructions
    - Instructions supporting high-level language
  - Register interlock function
    - Easier assembler coding enabled
  - Built-in multiplier supported at the instruction level
    - Signed 32-bit multiplication: 5 cycles
    - Signed 16-bit multiplication: 3 cycles
  - Interrupt (PC/PS save) : 6 cycles, 16 priority levels
  - Harvard architecture allowing program access and data access to be executed simultaneously.
  - Instruction compatible with the FR family

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevice.fujitsu.com/micom/en-support/>

# MB91210 Series

- Internal ROM size & ROM type
  - Mask ROM : 544 Kbytes (MB91213A)
  - Flash Memory : 288 Kbytes (MB91F211B)  
: 544 Kbytes (MB91F213A/F218S)
- Internal RAM size : 24 Kbytes (MB91213A/F213A/F218S)  
: 16 Kbytes (MB91F211B)
- DMA Controller
  - Capable of simultaneous operation of up to 5 channels
  - Two transfer sources (internal peripheral/software)
- Bit Search Module (for REALOS)
  - Search for the position of the first bit that changes from “1” to “0” in one word, from the MSB
- UART with LIN function (7 channels)
  - Asynchronous clock communication (start-stop synchronization), synchronous clock communication
  - Synch-Break detection
  - Dedicated built-in baud-rate generator for each channel
  - SPI compliant (Mode 2 : clock synchronous communication mode)
- CAN Controller (3 channels)
  - Maximum transfer rate : 1 Mbps
  - 32 message buffer
- Timers
  - 16-bit reload timer (3 channels)  
Selectable internal clock from 2/8/32 divisions
  - 16-bit free-run timer (4 channels)
  - Output compare (8 channels)
  - Input capture (8 channels)
  - 8/16-bit PPG (16 channels/8 channels)  
Selectable clock source from 1/2/16/64 division of peripheral clock
- Interrupt Controller
  - Interrupts from internal peripherals
  - Priority level can be set by software (16 levels)
- External Interrupt (16 channels)
  - Selectable input from several pins
  - Can be used as CAN WAKEUP  
Noise filter is inserted to CAN WAKEUP (Typ 4  $\mu$ s)
- A/D Converter (32 channels)
  - 10-bit resolution
  - Sequential comparison  
Conversion time : 3  $\mu$ s
  - Conversion modes (single conversion mode and scan conversion mode)
  - Activation trigger (software/external trigger/peripheral interrupt)
- Other Interval Timer/Counter
  - 16-bit timebase timer/watchdog timer

(Continued)

# MB91210 Series

(Continued)

- Other Features

- Has a built-in oscillation circuit as a clock source, and also can select PLL multiplier
- INITX is provided as a reset pin
- Additionally, a watchdog timer reset and software resets are provided
- Stop mode, sleep mode and real time clock mode supported as low-power consumption modes. Low-power operation using 32 kHz CPU operation enabled
- Gear function  
Clock can be generated from various combinations of PLL multiplier setting (1/2/4/8/10) and division setting (1 to 16) for each clock
- Built-in timebase timer
- Package : LQFP-100, LQFP-144
- CMOS technology (0.18 μm)
- Power supply voltage : 3.5 V to 5.5 V  
1.8 V is supplied to internal circuit from step-down circuit


- Comparison of Functions

|                        | MB91V210                                  | MB91F211B   | MB91F213A                                 | MB91213A           | MB91F218S            |
|------------------------|---|---|---|--------------------|----------------------|
|                        | Evaluation product                        | Flash memory product  | Flash memory product                      | Mask ROM product   | Flash memory product |
| Package                | BGA-420                                   | LQFP-100  | LQFP-144                                  |                    |                      |
| ROM/Flash size         | External SRAM                             | 288 Kbytes  | 544 Kbytes                                |                    |                      |
| RAM size               | 4 Kbytes + 32 Kbytes                      | 4 Kbytes + 12 Kbytes  | 4 Kbytes + 20 Kbytes                      |                    |                      |
| External interrupt     | 16 channels                               | 16 channels   | 16 channels                               |                    |                      |
| DMA Controller         | 5 channels                                | 5 channels  | 5 channels                                |                    |                      |
| External sub-clock     | Correspondence                            | Correspondence  | Correspondence                            | Non-correspondence |                      |
| Suspected sub-clock    | Non-correspondence                        | Correspondence  | Non-correspondence                        |                    |                      |
| RTC                    | Yes                                       | Yes   | Yes                                       |                    |                      |
| CAN Controller         | 3 channels (128 msg/ch)                   | 1 channel (32 msg/ch)   | 3 channels (32 msg/ch)                    |                    |                      |
| UART with LIN function | 7 channels                                | 4 channels (LIN corresponding)<br>1 channel (LIN non-corresponding) | 7 channels                                |                    |                      |
| Reload Timer           | 3 channels                                | 3 channels  | 3 channels                                |                    |                      |
| Free-run timer         | 4 channels                                | 2 channels  | 4 channels                                |                    |                      |
| ICU                    | 8 channels                                | 4 channels  | 8 channels                                |                    |                      |
| OUT                    | 8 channels                                | 4 channels  | 8 channels                                |                    |                      |
| 8/16bits PPG           | 8bits × 16 channels (16bits × 8 channels) | 8bits × 8 channels (16bits × 4 channels)                            | 8bits × 16 channels (16bits × 8 channels) |                    |                      |
| A/D Converter          | 32 channels                               | 16 channels   | 32 channels                               |                    |                      |


# MB91210 Series

## ■ PIN ASSIGNMENT

### •MB91F211B



•MB91213A/F213A/F218S



# MB91210 Series

## ■ PIN DESCRIPTIONS

### • Pin Functions

| Pin no.  |            | Pin name   | Function name | I/O circuit type*3 | Function                                      |
|----------|------------|------------|---------------|--------------------|---|
| LQFP*1   | LQFP*2     |            |               |                    |   |
| 73       | 106        | X0         | X0            | OA                 | Oscillator input pin                          |
| 74       | 107        | X1         | X1            | OB                 | Oscillator output pin                         |
| 68       | 101        | INITX      | INITX         | D                  | System reset input pin                        |
| 72       | 105        | MD3        | MD3           | E                  | Operation mode input pin                      |
| 71 to 69 | 104 to 102 | MD2 to MD0 | MD2 to MD0    | C                  | Operation mode input pins                     |
| 76       | 109        | X0A        | X0A           | WA                 | Sub-oscillation input pin                     |
| 77       | 110        | X1A        | X1A           | WB                 | Sub-oscillation output pin                    |
| 78       | 113        | P00        | P00           | A                  | General purpose I/O port                      |
|          |            |            | SIN5*5        |                    | UART5 data input                              |
|          |            |            | INT8R         |                    | External interrupt 8 input (select with P70)  |
| 79       | 114        | P01        | P01           | A                  | General purpose I/O port                      |
|          |            |            | SOT5*5        |                    | UART5 data output                             |
|          |            |            | INT9R         |                    | External interrupt 9 input (select with P72)  |
| 80       | 115        | P02        | P02           | A                  | General purpose I/O port                      |
|          |            |            | SCK5*5        |                    | UART5 clock I/O                               |
|          |            |            | INT10R        |                    | External interrupt 10 input (select with P32) |
| 81       | 116        | P03        | P03           | A                  | General purpose I/O port                      |
|          |            |            | SIN6*5        |                    | UART6 data input                              |
|          |            |            | INT11R        |                    | External interrupt 11 input (select with P33) |
| 82       | 117        | P04        | P04           | A                  | General purpose I/O port                      |
|          |            |            | SOT6*5        |                    | UART6 data output                             |
|          |            |            | INT12R        |                    | External interrupt 12 input (select with P34) |
| 83       | 118        | P05        | P05           | A                  | General purpose I/O port                      |
|          |            |            | SCK6*5        |                    | UART6 clock I/O                               |
|          |            |            | INT13R        |                    | External interrupt 13 input (select with P35) |
| 84       | 119        | P06        | P06           | A                  | General purpose I/O port                      |
|          |            |            | OUT4*5        |                    | OUT4 output                                   |
|          |            |            | INT14R        |                    | External interrupt 14 input (select with P36) |
| 85       | 120        | P07        | P07           | A                  | General purpose I/O port                      |
|          |            |            | OUT5*5        |                    | OUT5 output                                   |
|          |            |            | INT15R        |                    | External interrupt 15 input (select with P37) |
| 86       | 121        | P10        | P10           | A                  | General purpose I/O port                      |
|          |            |            | TIN1          |                    | External event input of reload timer 1        |

(Continued)

# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                      |
|---------|--------|----------|---------------|--------------------|---|
| LQFP*1  | LQFP*2 |          |               |                    |   |
| 87      | 122    | P11      | P11           | A                  | General purpose I/O port                      |
|         |        |          | TOT1          |                    | Reload timer 1 output                         |
| 88      | 123    | P12      | P12           | A                  | General purpose I/O port                      |
|         |        |          | SIN3          |                    | UART3 data input                              |
| 89      | 124    | P13      | P13           | A                  | General purpose I/O port                      |
|         |        |          | SOT3          |                    | UART3 data output                             |
| 90      | 125    | P14      | P14           | A                  | General purpose I/O port                      |
|         |        |          | SCK3          |                    | UART3 clock I/O                               |
| 93      | 126    | P15      | P15           | A                  | General purpose I/O port                      |
|         |        |          | SIN4          |                    | UART4 data input                              |
| 94      | 127    | P16      | P16           | A                  | General purpose I/O port                      |
|         |        |          | SOT4          |                    | UART4 data output                             |
| 95      | 128    | P17      | P17           | A                  | General purpose I/O port                      |
|         |        |          | SCK4          |                    | UART4 clock I/O                               |
| —       | 129    | P20      | P20           | A                  | General purpose I/O port                      |
|         |        |          | PPG0          |                    | PPG0 output                                   |
| —       | 130    | P21      | P21           | A                  | General purpose I/O port                      |
|         |        |          | PPG2          |                    | PPG2 output                                   |
| —       | 131    | P22      | P22           | A                  | General purpose I/O port                      |
|         |        |          | PPG4          |                    | PPG4 output                                   |
| —       | 132    | P23      | P23           | A                  | General purpose I/O port                      |
|         |        |          | PPG6          |                    | PPG6 output                                   |
| —       | 133    | P24      | P24           | A                  | General purpose I/O port                      |
|         |        |          | PPG8          |                    | PPG8 output                                   |
| —       | 134    | P25      | P25           | A                  | General purpose I/O port                      |
|         |        |          | PPGA          |                    | PPGA output                                   |
| —       | 135    | P26      | P26           | A                  | General purpose I/O port                      |
|         |        |          | PPGC          |                    | PPGC output                                   |
| —       | 136    | P27      | P27           | A                  | General purpose I/O port                      |
|         |        |          | PPGE          |                    | PPGE output                                   |
| —       | 137    | P30      | P30           | A                  | General purpose I/O port                      |
|         |        |          | RX2           |                    | CAN2 input                                    |
|         |        |          | INT10C        |                    | External interrupt 10 input (select with P32) |
| —       | 138    | P31      | P31           | A                  | General purpose I/O port                      |
|         |        |          | TX2           |                    | CAN2 output                                   |

(Continued)



# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                      |
|---------|--------|----------|---------------|--------------------|---|
| LQFP*1  | LQFP*2 |          |               |                    |   |
| —       | 139    | P32      | P32           | A                  | General purpose I/O port                      |
|         |        |          | INT10         |                    | External interrupt 10 input (select with P30) |
| —       | 140    | P33      | P33           | A                  | General purpose I/O port                      |
|         |        |          | INT11         |                    | External interrupt 11 input (select with P03) |
| —       | 141    | P34      | P34           | A                  | General purpose I/O port                      |
|         |        |          | INT12         |                    | External interrupt 12 input (select with P04) |
| —       | 142    | P35      | P35           | A                  | General purpose I/O port                      |
|         |        |          | INT13         |                    | External interrupt 13 input (select with P05) |
| —       | 143    | P36      | P36           | A                  | General purpose I/O port                      |
|         |        |          | INT14         |                    | External interrupt 14 input (select with P06) |
| —       | 2      | P37      | P37           | A                  | General purpose I/O port                      |
|         |        |          | INT15         |                    | External interrupt 15 input (select with P07) |
| 96      | 3      | P40      | P40           | A                  | General purpose I/O port                      |
|         |        |          | PPG9*5        |                    | PPG9 output                                   |
| 97      | 4      | P41      | P41           | A                  | General purpose I/O port                      |
|         |        |          | PPGB*5        |                    | PPGB output                                   |
| 98      | 5      | P42      | P42           | A                  | General purpose I/O port                      |
|         |        |          | PPGD*5        |                    | PPGD output                                   |
| 99      | 6      | P43      | P43           | A                  | General purpose I/O port                      |
|         |        |          | PPGF*5        |                    | PPGF output                                   |
| 100     | 7      | P44      | P44           | A                  | General purpose I/O port                      |
|         |        |          | IN0           |                    | ICU0 input                                    |
| 1       | 8      | P45      | P45           | A                  | General purpose I/O port                      |
|         |        |          | IN1           |                    | ICU1 input                                    |
| 2       | 9      | P46      | P46           | A                  | General purpose I/O port                      |
|         |        |          | IN2           |                    | ICU2 input                                    |
| 3       | 10     | P47      | P47           | A                  | General purpose I/O port                      |
|         |        |          | IN3           |                    | ICU3 input                                    |
| 4       | 11     | P50      | P50           | A                  | General purpose I/O port                      |
|         |        |          | PPG1          |                    | PPG1 output                                   |
| 5       | 12     | P51      | P51           | A                  | General purpose I/O port                      |
|         |        |          | PPG3          |                    | PPG3 output                                   |
| 6       | 13     | P52      | P52           | A                  | General purpose I/O port                      |
|         |        |          | PPG5          |                    | PPG5 output                                   |

(Continued)

# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                     |
|---------|--------|----------|---------------|--------------------|--|
| LQFP*1  | LQFP*2 |          |               |                    |  |
| 7       | 14     | P53      | P53           | A                  | General purpose I/O port                     |
|         |        |          | PPG7          |                    | PPG7 output                                  |
| 8       | 15     | P54      | P54           | A                  | General purpose I/O port                     |
|         |        |          | IN4*5         |                    | ICU4 input                                   |
| 9       | 16     | P55      | P55           | A                  | General purpose I/O port                     |
|         |        |          | IN5*5         |                    | ICU5 input                                   |
| 10      | 17     | P56      | P56           | A                  | General purpose I/O port                     |
|         |        |          | IN6*5         |                    | ICU6 input                                   |
| 11      | 18     | P57      | P57           | A                  | General purpose I/O port                     |
|         |        |          | IN7*5         |                    | ICU7 input                                   |
| 12      | 19     | P60      | P60           | A                  | General purpose I/O port                     |
|         |        |          | OUT6*5        |                    | OUT6 output                                  |
| —       | 20     | P61      | P61           | A                  | General purpose I/O port                     |
|         |        |          | OUT7          |                    | OUT7 output                                  |
| —       | 21     | P62      | P62           | A                  | General purpose I/O port                     |
| —       | 22     | P63      | P63           | A                  | General purpose I/O port                     |
| —       | 25     | P64      | P64           | A                  | General purpose I/O port                     |
| 16      | 26     | P70      | P70           | A                  | General purpose I/O port                     |
|         |        |          | RX0           |                    | CAN0 input                                   |
|         |        |          | INT8          |                    | External interrupt 8 input (select with P00) |
| 17      | 27     | P71      | P71           | A                  | General purpose I/O port                     |
|         |        |          | TX0           |                    | CAN0 output                                  |
| (76) *4 | 28     | P72      | P72           | A                  | General purpose I/O port                     |
|         |        |          | RX1           |                    | CAN1 input                                   |
|         |        |          | INT9          |                    | External interrupt 9 input (select with P01) |
| (77) *4 | 29     | P73      | P73           | A                  | General purpose I/O port                     |
|         |        |          | TX1           |                    | CAN1 output                                  |
| 18      | 30     | P74      | P74           | A                  | General purpose I/O port                     |
|         |        |          | OUT0          |                    | OUT0 output                                  |
| 19      | 31     | P75      | P75           | A                  | General purpose I/O port                     |
|         |        |          | OUT1          |                    | OUT1 output                                  |
| 20      | 32     | P76      | P76           | A                  | General purpose I/O port                     |
|         |        |          | OUT2          |                    | OUT2 output                                  |
| 21      | 33     | P77      | P77           | A                  | General purpose I/O port                     |
|         |        |          | OUT3          |                    | OUT3 output                                  |

(Continued)

# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                 |
|---------|--------|----------|---------------|--------------------|--|
| LQFP*1  | LQFP*2 |          |               |                    |  |
| 22      | 34     | P80      | P80           | A                  | General purpose I/O port                 |
|         |        |          | FRCK0         |                    | External clock input of free-run timer 0 |
| 23      | 38     | P81      | P81           | A                  | General purpose I/O port                 |
|         |        |          | FRCK1         |                    | External clock input of free-run timer 1 |
| 27      | 39     | P82      | P82           | A                  | General purpose I/O port                 |
|         |        |          | FRCK2*5       |                    | External clock input of free-run timer 2 |
| 28      | 40     | P83      | P83           | A                  | General purpose I/O port                 |
|         |        |          | FRCK3*5       |                    | External clock input of free-run timer 3 |
| 29      | 41     | P84      | P84           | A                  | General purpose I/O port                 |
|         |        |          | TIN2          |                    | External event input of reload timer 2   |
| 30      | 42     | P85      | P85           | A                  | General purpose I/O port                 |
|         |        |          | TOT2          |                    | Reload timer 2 output                    |
| 31      | 43     | P90      | P90           | B                  | General purpose I/O port                 |
|         |        |          | AN0           |                    | A/D converter analog input               |
|         |        |          | PPG0R         |                    | PPG0 output (select with P20)            |
| 32      | 44     | P91      | P91           | B                  | General purpose I/O port                 |
|         |        |          | AN1           |                    | A/D converter analog input               |
|         |        |          | PPG2R         |                    | PPG2 output (select with P21)            |
| 33      | 45     | P92      | P92           | B                  | General purpose I/O port                 |
|         |        |          | AN2           |                    | A/D converter analog input               |
|         |        |          | PPG4R         |                    | PPG4 output (select with P22)            |
| 34      | 46     | P93      | P93           | B                  | General purpose I/O port                 |
|         |        |          | AN3           |                    | A/D converter analog input               |
|         |        |          | PPG6R         |                    | PPG6 output (select with P23)            |
| 35      | 47     | P94      | P94           | B                  | General purpose I/O port                 |
|         |        |          | AN4           |                    | A/D converter analog input               |
|         |        |          | PPG8R*5       |                    | PPG8 output (select with P24)            |
| 36      | 48     | P95      | P95           | B                  | General purpose I/O port                 |
|         |        |          | AN5           |                    | A/D converter analog input               |
|         |        |          | PPGAR*5       |                    | PPGA output (select with P25)            |
| 37      | 49     | P96      | P96           | B                  | General purpose I/O port                 |
|         |        |          | AN6           |                    | A/D converter analog input               |
|         |        |          | PPGCR*5       |                    | PPGC output (select with P26)            |

(Continued)

# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                     |
|---------|--------|----------|---------------|--------------------|--|
| LQFP*1  | LQFP*2 |          |               |                    |  |
| 38      | 50     | P97      | P97           | B                  | General purpose I/O port                     |
|         |        |          | AN7           |                    | A/D converter analog input                   |
|         |        |          | PPGER*5       |                    | PPGE output (select with P27)                |
| 42      | 51     | PA0      | PA0           | B                  | General purpose I/O port                     |
|         |        |          | AN8           |                    | A/D converter analog input                   |
|         |        |          | SIN2R*5       |                    | UART2 data input (select with PE0)           |
| 43      | 52     | PA1      | PA1           | B                  | General purpose I/O port                     |
|         |        |          | AN9           |                    | A/D converter analog input                   |
|         |        |          | SOT2R*5       |                    | UART2 data output (select with PE1)          |
| 44      | 53     | PA2      | PA2           | B                  | General purpose I/O port                     |
|         |        |          | AN10          |                    | A/D converter analog input                   |
|         |        |          | SCK2R*5       |                    | UART2 clock I/O (select with PE2)            |
| 45      | 54     | PA3      | PA3           | B                  | General purpose I/O port                     |
|         |        |          | AN11          |                    | A/D converter analog input                   |
| 46      | 55     | PA4      | PA4           | B                  | General purpose I/O port                     |
|         |        |          | AN12          |                    | A/D converter analog input                   |
| 47      | 56     | PA5      | PA5           | B                  | General purpose I/O port                     |
|         |        |          | AN13          |                    | A/D converter analog input                   |
| 48      | 57     | PA6      | PA6           | B                  | General purpose I/O port                     |
|         |        |          | AN14          |                    | A/D converter analog input                   |
| 49      | 58     | PA7      | PA7           | B                  | General purpose I/O port                     |
|         |        |          | AN15          |                    | A/D converter analog input                   |
| 50      | 62     | PB0      | PB0           | B                  | General purpose I/O port                     |
|         |        |          | AN16*5        |                    | A/D converter analog input                   |
|         |        |          | INT0R         |                    | External interrupt 0 input (select with PF0) |
| 51      | 63     | PB1      | PB1           | B                  | General purpose I/O port                     |
|         |        |          | AN17*5        |                    | A/D converter analog input                   |
|         |        |          | INT1R         |                    | External interrupt 1 input (select with PF1) |
| 52      | 64     | PB2      | PB2           | B                  | General purpose I/O port                     |
|         |        |          | AN18*5        |                    | A/D converter analog input                   |
|         |        |          | INT2R         |                    | External interrupt 2 input (select with PF2) |
| 53      | 65     | PB3      | PB3           | B                  | General purpose I/O port                     |
|         |        |          | AN19*5        |                    | A/D converter analog input                   |
|         |        |          | INT3R         |                    | External interrupt 3 input (select with PF3) |

(Continued)

# MB91210 Series

| Pin no. |        | Pin name | Function name | I/O circuit type*3 | Function                                     |
|---------|--------|----------|---------------|--------------------|--|
| LQFP*1  | LQFP*2 |          |               |                    |  |
| 54      | 66     | PB4      | PB4           | B                  | General purpose I/O port                     |
|         |        |          | AN20*5        |                    | A/D converter analog input                   |
|         |        |          | INT4R         |                    | External interrupt 4 input (select with PF4) |
| 55      | 67     | PB5      | PB5           | B                  | General purpose I/O port                     |
|         |        |          | AN21*5        |                    | A/D converter analog input                   |
|         |        |          | INT5R         |                    | External interrupt 5 input (select with PF5) |
| 56      | 68     | PB6      | PB6           | B                  | General purpose I/O port                     |
|         |        |          | AN22*5        |                    | A/D converter analog input                   |
|         |        |          | INT6R         |                    | External interrupt 6 input (select with PF6) |
| 57      | 69     | PB7      | PB7           | B                  | General purpose I/O port                     |
|         |        |          | AN23*5        |                    | A/D converter analog input                   |
|         |        |          | INT7R         |                    | External interrupt 7 input (select with PF7) |
| —       | 70     | PC0      | PC0           | B                  | General purpose I/O port                     |
|         |        |          | AN24          |                    | A/D converter analog input                   |
| —       | 71     | PC1      | PC1           | B                  | General purpose I/O port                     |
|         |        |          | AN25          |                    | A/D converter analog input                   |
| —       | 74     | PC2      | PC2           | B                  | General purpose I/O port                     |
|         |        |          | AN26          |                    | A/D converter analog input                   |
| —       | 75     | PC3      | PC3           | B                  | General purpose I/O port                     |
|         |        |          | AN27          |                    | A/D converter analog input                   |
| —       | 76     | PC4      | PC4           | B                  | General purpose I/O port                     |
|         |        |          | AN28          |                    | A/D converter analog input                   |
| —       | 77     | PC5      | PC5           | B                  | General purpose I/O port                     |
|         |        |          | AN29          |                    | A/D converter analog input                   |
| —       | 78     | PC6      | PC6           | B                  | General purpose I/O port                     |
|         |        |          | AN30          |                    | A/D converter analog input                   |
| —       | 79     | PC7      | PC7           | B                  | General purpose I/O port                     |
|         |        |          | AN31          |                    | A/D converter analog input                   |
| 60      | 80     | PD0      | PD0           | A                  | General purpose I/O port                     |
|         |        |          | TIN0          |                    | External event input of reload timer 0       |
|         |        |          | ATGX          |                    | A/D converter external trigger input         |
| 61      | 81     | PD1      | PD1           | A                  | General purpose I/O port                     |
|         |        |          | TOT0          |                    | Reload timer 0 output                        |
| 62      | 82     | PD2      | PD2           | A                  | General purpose I/O port                     |
|         |        |          | SIN0          |                    | UART0 data input                             |

(Continued)

# MB91210 Series

| Pin no.    |                           | Pin name | Function name | I/O circuit type*3 | Function                   |
|------------|---------------------------|----------|---------------|--------------------|----------------------------|
| LQFP*1     | LQFP*2                    |          |               |                    |                            |
| 63         | 83                        | PD3      | PD3           | A                  | General purpose I/O port   |
|            |                           |          | SOT0          |                    | UART0 data output          |
| 64         | 84                        | PD4      | PD4           | A                  | General purpose I/O port   |
|            |                           |          | SCK0          |                    | UART0 clock I/O            |
| 65         | 85                        | PD5      | PD5           | A                  | General purpose I/O port   |
|            |                           |          | SIN1          |                    | UART1 data input           |
| 66         | 86                        | PD6      | PD6           | A                  | General purpose I/O port   |
|            |                           |          | SOT1          |                    | UART1 data output          |
| 67         | 87                        | PD7      | PD7           | A                  | General purpose I/O port   |
|            |                           |          | SCK1          |                    | UART1 clock I/O            |
| 13         | 88                        | PE0      | PE0           | A                  | General purpose I/O port   |
|            |                           |          | SIN2          |                    | UART2 data input           |
| 14         | 89                        | PE1      | PE1           | A                  | General purpose I/O port   |
|            |                           |          | SOT2          |                    | UART2 data output          |
| 15         | 90                        | PE2      | PE2           | A                  | General purpose I/O port   |
|            |                           |          | SCK2          |                    | UART2 clock I/O            |
| —          | 91                        | PF0      | PF0           | A                  | General purpose I/O port   |
|            |                           |          | INT0          |                    | External interrupt 0 input |
| —          | 94                        | PF1      | PF1           | A                  | General purpose I/O port   |
|            |                           |          | INT1          |                    | External interrupt 1 input |
| —          | 95                        | PF2      | PF2           | A                  | General purpose I/O port   |
|            |                           |          | INT2          |                    | External interrupt 2 input |
| —          | 96                        | PF3      | PF3           | A                  | General purpose I/O port   |
|            |                           |          | INT3          |                    | External interrupt 3 input |
| —          | 97                        | PF4      | PF4           | A                  | General purpose I/O port   |
|            |                           |          | INT4          |                    | External interrupt 4 input |
| —          | 98                        | PF5      | PF5           | A                  | General purpose I/O port   |
|            |                           |          | INT5          |                    | External interrupt 5 input |
| —          | 99                        | PF6      | PF6           | A                  | General purpose I/O port   |
|            |                           |          | INT6          |                    | External interrupt 6 input |
| —          | 100                       | PF7      | PF7           | A                  | General purpose I/O port   |
|            |                           |          | INT7          |                    | External interrupt 7 input |
| 26, 59, 92 | 1, 24, 37,<br>73, 93, 112 | VCC      | —             | —                  | Power supply pins (5 V)    |

(Continued)

# MB91210 Series

(Continued)

| Pin no.        |                               | Pin name | Function name | I/O circuit type*3 | Function                                |
|----------------|-------------------------------|----------|---------------|--------------------|---|
| LQFP*1         | LQFP*2                        |          |               |                    |   |
| 25, 58, 75, 91 | 23, 36, 72, 92, 108, 111, 144 | VSS      | —             | —                  | Power supply pins (0 V)                 |
| 24             | 35                            | C        | —             | —                  | Power stabilization capacitance pin     |
| 39             | 59                            | AVCC     | —             | —                  | Analog power supply pin                 |
| 40             | 60                            | AVSS     | —             | —                  | Analog power supply pin                 |
|                |                               | AVRL     | —             | —                  | Base power supply pin for A/D converter |
| 41             | 61                            | AVRH     | —             | —                  | Base power supply pin for A/D converter |

\*1 : FPT-100P-M20

\*2 : FPT-144P-M08

\*3 : For information about the I/O circuit type, refer to “■ I/O CIRCUIT TYPE”.



\*4 : MB91F211B can be selected by MD3 to MD0 of mode pins.

\*5 : Only MB91213A/F213A/F218S

| MD pin           | 76 pin             | 77 pin |
|------------------|--------------------|--------|
| 0000             | X0A                | X1A    |
| 0011             | P72                | P73    |
| Other than above | Setting prohibited |        |

P72 and P73 function as general-purpose I/O ports only.

## ■ I/O CIRCUIT TYPE







| Group | Circuit Type   | Remarks  |
|-------|--|--|
| A     |  <p>             Pull-up control<br/>             Pout<br/>             Nout<br/>             Pull-down control<br/>             CMOS Hysteresis input<br/>             Automotive input<br/>             Standby control for input control         </p>                                | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input (with standby-time input shutdown function)</li> <li>• Automotive input (with standby-time input shutdown function)</li> </ul>                             |
| B     |  <p>             Pull-up control<br/>             Pout<br/>             Nout<br/>             Pull-down control<br/>             CMOS Hysteresis input<br/>             Automotive input<br/>             Standby control for input control<br/>             Analog input         </p> | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input (with standby-time input shutdown function)</li> <li>• Automotive input (with standby-time input shutdown function)</li> <li>• A/D analog input</li> </ul> |

(Continued)



# MB91210 Series

(Continued)

| Group    | Circuit Type  | Remarks  |
|----------|---|--|
| C        | <p>Mask ROM product</p>  <p>Flash memory product</p>  | <p>Mask ROM product</p> <ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• MD 2 : Pull-down provided</li> </ul> <p>Flash memory product</p> <ul style="list-style-type: none"> <li>• High-voltage control signal for test provided</li> <li>• MD 2 : No pull-down provided</li> </ul> |
| D        |   | CMOS hysteresis input  |
| E        |    | CMOS hysteresis input  |
| OA<br>OB |    | <p>Oscillation circuit</p> <p>High speed oscillation feedback<br/>resistance : approx. 1 MΩ</p>  |
| WA<br>WB |    | <p>Oscillation circuit</p> <p>Low speed oscillation feedback<br/>resistance : approx. 20 MΩ (MB91213A/<br/>F213A/F218S/V210)<br/>approx. 10MΩ (MB91F211B)</p>  |

## ■ HANDLING DEVICES

- Preventing latch-up

Latch-up may occur in a CMOS IC, if a voltage greater than VCC pin or less than VSS pin is applied to input and output pin, or if an above-rating voltage is applied between V<sub>CC</sub> and V<sub>SS</sub>. When latch-up occurs, it may significantly increase the power supply current, and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

- Treatment of unused pins

Do not leave an unused input pin open, since it may cause a malfunction. Handle by performing a pull-up or pull-down with a resistance of 2 kΩ or more. An unused I/O pin should be set to the output status and left open. When set to the input status, it should be handled in the same way as an input pin.

- Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Retransmit the data if an error occurs because of applying the checksum to the last data in consideration of receiving wrong data due to the noise.

- About power supply pins

If there are multiple VCC and VSS pins, from the point of view of device design pins to be of the same potential are connected inside the device to prevent such malfunctioning as latch-up. However, you must connect all the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating. Moreover, connect the current supply source with the VCC and VSS pins of this device at the low impedance.

Furthermore, it is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μF between VCC and VSS pins near this device.

This device incorporates a regulator. When using the device with 5 V power supply, apply that power supply to the VCC pin and always connect a 1 μF or greater capacitor to the C pin for the regulator.

- Crystal oscillator circuit

Noise near the X0/X1 pins and X0A/X1A pins may cause the device to malfunction. Design the PC board such that X0/X1 pins, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to the ground are placed as near one another as possible. When routing the X0 and X1 signals, they should be shielded for use on the board. Caution must be taken especially when using a pin next to the X0.

It is strongly recommended to design the PC board artwork with the X0, X1, X0A and X1A pins surrounded by ground plane because stable operation can be expected with such a layout.

In addition, a sub clock is required even when a dual clock product is used as a single clock product.

For MB91F218S input "L" level to X0A pin and open X1A pin.


Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

# MB91210 Series

- Notes on using external clock

When an external clock is used, supply the opposite phase clock to X0/X1 pins, simultaneously. Note that input only to X0 pin cannot be used. Also, when an external clock is used, do not use the STOP mode (oscillation stop mode). (This is because the X1 pin stops at “H” output in the STOP mode.)

Example Application of External Clock (Normal)



- Handling of NC/OPEN pins

Always leave NC pins and OPEN pins open.

- Mode pins (MD0 to MD3)

These pins should be connected directly to VCC or VSS pins. To prevent the device erroneously switching to test mode due to noise, design the PC board such that the distance between the mode pins and VCC or VSS pins is as short as possible and the connection impedance is low.

MD3 pin must be connected to VSS pin directly with a resistance of 0 Ω.

- Power-on

Upon power-on, INITX pin must have been set to “L” level.

- Source oscillation input upon power-on

Upon power-on, never fail to input the clock until the oscillation stabilization wait is cancelled.

- About Flash write

Note that Flash write/erase is not possible in the sub mode.

- Treatment of power supply pins on A/D converter

Connect to ensure “AV<sub>CC</sub> = V<sub>CC</sub> and AV<sub>SS</sub> = V<sub>SS</sub>” even if the A/D converter is not in use.


- Power-on sequence for power supply analog input of A/D converter

Always supply power to the A/D converter (AV<sub>CC</sub> and AVR<sub>H</sub>) and apply analog input (AN0 to AN 31) after turning on the digital power supply (V<sub>CC</sub>). Also, turn off the power supply for the A/D converter and analog input before turning off the digital power supply (V<sub>CC</sub>). In so doing, the power supply must be turn on and off so that AVR<sub>H</sub> does not exceed AV<sub>CC</sub>. Even when using a pin shared with analog input as an input port, ensure that the input voltage does not exceed AV<sub>CC</sub> (There is no problem in turning on or off the A/D converter (AV<sub>CC</sub> and AVR<sub>H</sub>) and digital power supplies at the same time).

- Caution on operations during PLL clock mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL's internal self-oscillating oscillator circuit. Performance of this operation is not guaranteed.


## ■ BLOCK DIAGRAM



# MB91210 Series

## MEMORY SPACE

- Memory map



## MODE SETTINGS

In the FR family, the operating mode is set by the mode pins (MD3, 2, 1, 0) and the mode register (MODR).

### Mode pins

There are four mode pins (MD3 to MD0) to specify how to fetch the mode vector.

Settings other than these in the table are prohibited.

| Mode pin |     |     |     | Mode name                | Reset vector access area | Remarks                               |
|----------|-----|-----|-----|--------------------------|--------------------------|---------------------------------------|
| MD3      | MD2 | MD1 | MD0 |                          |                          |                                       |
| 0        | 0   | 0   | 0   | Internal ROM mode vector | Internal                 |                                       |
| 0        | 0   | 0   | 1   | External ROM mode vector | External                 | Setting is prohibited in this device. |

Note: In the FR family, the external mode vector fetch by a multiplex bus is not supported.


### Mode data

Data written to the mode register by a mode vector fetch is called mode data.

After an operating mode has been set in the mode register (MODR), the device operates in that operating mode.

The mode data is set by all reset sources. User programs cannot set data to the mode register.

Detailed description of mode data



[bit7 to bit3] Reserved bits

Always set the value to "00000<sub>B</sub>".

Normal operation is not guaranteed when a value other than "00000<sub>B</sub>" is set.

[bit2] ROMA (Internal ROM enable bit)

This bit sets whether to enable F-bus ROM areas.

| ROMA | Function          | Remarks  |
|------|-------------------|--|
| 0    | External ROM mode | Internal ROM area (50000 <sub>H</sub> to FFFFF <sub>H</sub> ) becomes the external area. |
| 1    | Internal ROM mode | F-bus ROM is enabled.  |

# MB91210 Series

[bit1, bit0] WTH1, WTH0 (Bus width specification bits)


These bits set the bus width specification in external bus mode.

In external bus mode, this value is set in the DBW0 bit of ACR0 (CS0 area).

| <b>WTH1</b> | <b>WTH0</b> | <b>Function</b>  | <b>Remarks</b>   |
|-------------|-------------|------------------|------------------|
| 0           | 0           | 8-bit bus width  | Setup prohibited |
| 0           | 1           | 16-bit bus width | Setup prohibited |
| 1           | 0           | —                | Setup prohibited |
| 1           | 1           | Single-chip mode | Single-chip mode |

## ■ I/O MAP

[How to read the map]



Notes: Initial values of register bits are represented as follows :

- "1" : Initial value "1"
- "0" : Initial value "0"
- "X" : Initial value "undefined"
- "-" : No physical register present at this location.

Access by any undescribed data is prohibited.



# MB91210 Series

| Address                  | Register                                |  |   |  | Block                                      |
|--------------------------|---|--|---|--|--|
|                          | +0                                      | +1                                       | +2  | +3                                     |  |
| 000000H                  | PDR0<br>(R/W) B, H, W<br>XXXXXXXX       | PDR1<br>(R/W) B, H, W<br>XXXXXXXX        | PDR2<br>(R/W) B, H, W<br>XXXXXXXX               | PDR3<br>(R/W) B, H, W<br>XXXXXXXX      | Port Data Register                         |
| 000004H                  | PDR4<br>(R/W) B, H, W<br>XXXXXXXX       | PDR5<br>(R/W) B, H, W<br>XXXXXXXX        | PDR6<br>(R/W) B, H, W<br>---XXXX                | PDR7<br>(R/W) B, H, W<br>XXXXXXXX      |  |
| 000008H                  | PDR8<br>(R/W) B, H, W<br>--XXXX         | PDR9<br>(R/W) B, H, W<br>XXXXXXXX        | PDRA<br>(R/W) B, H, W<br>XXXXXXXX               | PDRB<br>(R/W) B, H, W<br>XXXXXXXX      |  |
| 00000CH                  | PDRC<br>(R/W) B, H, W<br>XXXXXXXX       | PDRD<br>(R/W) B, H, W<br>XXXXXXXX        | PDRE<br>(R/W) B, H, W<br>----XXX                | PDRF<br>(R/W) B, H, W<br>XXXXXXXX      |  |
| 000010H<br>to<br>00003CH | —                                       | —  | —   | —                                      | Reserved                                   |
| 000040H                  | EIRR0<br>(R/W) B, H, W<br>00000000      | ENIR0<br>(R/W) B, H, W<br>00000000       | ELVR0<br>(R/W) B, H, W<br>00000000 00000000     |  | External interrupt<br>(INT0 to INT7)       |
| 000044H                  | DICR<br>(R/W) B, H, W<br>-----0         | HRCL<br>(R/W, R) B<br>0--1111            | —   |  | Delay interrupt<br>module/<br>Hold Request |
| 000048H                  | TMRLR0<br>(W) H, W<br>XXXXXXXX XXXXXXXX |  | TMR0<br>(R) H, W<br>XXXXXXXX XXXXXXXX           |  | Reload timer 0                             |
| 00004CH                  | —                                       | —  | TMCSR0<br>(R/W, R) B, H, W<br>----0000 00000000 |  |  |
| 000050H                  | TMRLR1<br>(W) H, W<br>XXXXXXXX XXXXXXXX |  | TMR1<br>(R) H, W<br>XXXXXXXX XXXXXXXX           |  | Reload timer 1                             |
| 000054H                  | —                                       | —  | TMCSR1<br>(R/W, R) B, H, W<br>----0000 00000000 |  |  |
| 000058H                  | TMRLR2<br>(W) H, W<br>XXXXXXXX XXXXXXXX |  | TMR2<br>(R) H, W<br>XXXXXXXX XXXXXXXX           |  | Reload timer 2                             |
| 00005CH                  | —                                       | —  | TMCSR2<br>(R/W, R) B, H, W<br>----0000 00000000 |  |  |
| 000060H                  | SCR0<br>(R/W, W) B, H, W<br>00000000    | SMR0<br>(R/W, W) B, H, W<br>00000000     | SSR0<br>(R/W, R) B, H, W<br>00001000            | RDR0/TDR0<br>(R/W) B, H, W<br>00000000 | UART 0                                     |
| 000064H                  | ESCR0<br>(R/W) B, H, W<br>00000100      | ECCR0<br>(R/W, R, W) B, H, W<br>000000XX | BGR10<br>(R/W) B, H, W<br>10000000              | BGR00<br>(R/W) B, H, W<br>00000000     |  |

(Continued)

# MB91210 Series

| Address  | Register                             |  |   |  | Block                                 |
|--|--------------------------------------|--|---|--|---------------------------------------|
|  | +0                                   | +1                                       | +2  | +3                                     |                                       |
| 000068 <sub>H</sub>                              | SCR5<br>(R/W, W) B, H, W<br>00000000 | SMR5<br>(R/W, W) B, H, W<br>00000000     | SSR5<br>(R/W, R) B, H, W<br>00001000        | RDR5/TDR5<br>(R/W) B, H, W<br>00000000 | UART 5                                |
| 00006C <sub>H</sub>                              | ESCR5<br>(R/W) B, H, W<br>00000100   | ECCR5<br>(R/W, R, W) B, H, W<br>000000XX | BGR15<br>(R/W) B, H, W<br>10000000          | BGR05<br>(R/W) B, H, W<br>00000000     |                                       |
| 000070 <sub>H</sub>                              | SCR6<br>(R/W, W) B, H, W<br>00000000 | SMR6<br>(R/W, W) B, H, W<br>00000000     | SSR6<br>(R/W, R) B, H, W<br>00001000        | RDR6/TDR6<br>(R/W) B, H, W<br>00000000 | UART 6                                |
| 000074 <sub>H</sub>                              | ESCR6<br>(R/W) B, H, W<br>00000100   | ECCR6<br>(R/W, R, W) B, H, W<br>000000XX | BGR16<br>(R/W) B, H, W<br>10000000          | BGR06<br>(R/W) B, H, W<br>00000000     |                                       |
| 000078 <sub>H</sub><br>to<br>0000AC <sub>H</sub> | —                                    | —  | —   | —                                      | Reserved                              |
| 0000B0 <sub>H</sub>                              | SCR1<br>(R/W, W) B, H, W<br>00000000 | SMR1<br>(R/W, W) B, H, W<br>00000000     | SSR1<br>(R/W, R) B, H, W<br>00001000        | RDR1/TDR1<br>(R/W) B, H, W<br>00000000 | UART 1                                |
| 0000B4 <sub>H</sub>                              | ESCR1<br>(R/W) B, H, W<br>00000100   | ECCR1<br>(R/W, R, W) B, H, W<br>000000XX | BGR11<br>(R/W) B, H, W<br>10000000          | BGR01<br>(R/W) B, H, W<br>00000000     |                                       |
| 0000B8 <sub>H</sub>                              | SCR2<br>(R/W, W) B, H, W<br>00000000 | SMR2<br>(R/W, W) B, H, W<br>00000000     | SSR2<br>(R/W, R) B, H, W<br>00001000        | RDR2/TDR2<br>(R/W) B, H, W<br>00000000 | UART 2                                |
| 0000BC <sub>H</sub>                              | ESCR2<br>(R/W) B, H, W<br>00000100   | ECCR2<br>(R/W, R, W) B, H, W<br>000000XX | BGR12<br>(R/W) B, H, W<br>10000000          | BGR02<br>(R/W) B, H, W<br>00000000     |                                       |
| 0000C0 <sub>H</sub>                              | SCR3<br>(R/W, W) B, H, W<br>00000000 | SMR3<br>(R/W, W) B, H, W<br>00000000     | SSR3<br>(R/W, R) B, H, W<br>00001000        | RDR3/TDR3<br>(R/W) B, H, W<br>00000000 | UART 3                                |
| 0000C4 <sub>H</sub>                              | ESCR3<br>(R/W) B, H, W<br>00000100   | ECCR3<br>(R/W, R, W) B, H, W<br>000000XX | BGR13<br>(R/W) B, H, W<br>10000000          | BGR03<br>(R/W) B, H, W<br>00000000     |                                       |
| 0000C8 <sub>H</sub>                              | SCR4<br>(R/W, W) B, H, W<br>00000000 | SMR4<br>(R/W, W) B, H, W<br>00000000     | SSR4<br>(R/W, R) B, H, W<br>00001000        | RDR4/TDR4<br>(R/W) B, H, W<br>00000000 | UART 4                                |
| 0000CC <sub>H</sub>                              | ESCR4<br>(R/W) B, H, W<br>00000100   | ECCR4<br>(R/W, R, W) B, H, W<br>000000XX | BGR14<br>(R/W) B, H, W<br>10000000          | BGR04<br>(R/W) B, H, W<br>00000000     |                                       |
| 0000D0 <sub>H</sub>                              | EIRR1<br>(R/W) B, H, W<br>00000000   | ENIR1<br>(R/W) B, H, W<br>00000000       | ELVR1<br>(R/W) B, H, W<br>00000000 00000000 |  | External interrupt<br>(INT8 to INT15) |

(Continued)

# MB91210 Series

| Address             | Register                                 |    |  |                                    | Block                  |
|---------------------|--|----|--|------------------------------------|------------------------|
|                     | +0                                       | +1 | +2                                       | +3                                 |                        |
| 0000D4 <sub>H</sub> | TCDT0<br>(R/W) H, W<br>00000000 00000000 |    | —  | TCCS0<br>(R/W) B, H, W<br>00000000 | Free-run Timer 0       |
| 0000D8 <sub>H</sub> | TCDT1<br>(R/W) H, W<br>00000000 00000000 |    | —  | TCCS1<br>(R/W) B, H, W<br>00000000 | Free-run Timer 1       |
| 0000DC <sub>H</sub> | TCDT2<br>(R/W) H, W<br>00000000 00000000 |    | —  | TCCS2<br>(R/W) B, H, W<br>00000000 | Free-run Timer 2       |
| 0000E0 <sub>H</sub> | TCDT3<br>(R/W) H, W<br>00000000 00000000 |    | —  | TCCS3<br>(R/W) B, H, W<br>00000000 | Free-run Timer 3       |
| 0000E4 <sub>H</sub> | IPCP1<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |    | IPCP0<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |                                    | Input Capture 0, 1     |
| 0000E8 <sub>H</sub> | —  | —  | —  | ICS01<br>(R/W) B, H, W<br>00000000 |                        |
| 0000EC <sub>H</sub> | IPCP3<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |    | IPCP2<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |                                    | Input Capture 2, 3     |
| 0000F0 <sub>H</sub> | —  | —  | —  | ICS23<br>(R/W) B, H, W<br>00000000 |                        |
| 0000F4 <sub>H</sub> | IPCP5<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |    | IPCP4<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |                                    | Input Capture 4, 5     |
| 0000F8 <sub>H</sub> | —  | —  | —  | ICS45<br>(R/W) B, H, W<br>00000000 |                        |
| 0000FC <sub>H</sub> | IPCP7<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |    | IPCP6<br>(R) H, W<br>XXXXXXXX XXXXXXXX   |                                    | Input Capture 6, 7     |
| 000100 <sub>H</sub> | —  | —  | —  | ICS67<br>(R/W) B, H, W<br>00000000 |                        |
| 000104 <sub>H</sub> | —  | —  | —  | —                                  | Reserved               |
| 000108 <sub>H</sub> | OCCP1<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX |    | OCCP0<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX |                                    | Output Compare<br>0, 1 |
| 00010C <sub>H</sub> | OCCP3<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX |    | OCCP2<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX |                                    | Output Compare<br>2, 3 |

(Continued)

# MB91210 Series

| Address  | Register                                    |                                       |   |                                    | Block                              |
|--|---|---------------------------------------|---|------------------------------------|------------------------------------|
|  | +0  | +1                                    | +2  | +3                                 |                                    |
| 000110 <sub>H</sub>                              | OCS23<br>(R/W) B, H, W<br>11101100 00001100 |                                       | OCS01<br>(R/W) B, H, W<br>11101100 00001100 |                                    | Output Compare<br>Cntl 0 to Cntl 3 |
| 000114 <sub>H</sub>                              | OCCP5<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX    |                                       | OCCP4<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX    |                                    | Output Compare<br>4, 5             |
| 000118 <sub>H</sub>                              | OCCP7<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX    |                                       | OCCP6<br>(R/W) H, W<br>XXXXXXXX XXXXXXXX    |                                    | Output Compare<br>6, 7             |
| 00011C <sub>H</sub>                              | OCS67<br>(R/W) B, H, W<br>11101100 00001100 |                                       | OCS45<br>(R/W) B, H, W<br>11101100 00001100 |                                    | Output Compare<br>Cntl 4 to Cntl 7 |
| 000120 <sub>H</sub><br>to<br>000140 <sub>H</sub> | —   | —                                     | —   | —                                  | Reserved                           |
| 000144 <sub>H</sub>                              | —   | WTDBL<br>(R/W) B<br>-----00           | WTCR<br>(R/W, R) B, H<br>00000000 000-00-0  |                                    | Real-time Clock                    |
| 000148 <sub>H</sub>                              | —   | WTBR2<br>(R/W) B<br>---XXXXX          | WTBR1<br>(R/W) B<br>XXXXXXXXXX              | WTBR0<br>(R/W) B<br>XXXXXXXXXX     |                                    |
| 00014C <sub>H</sub>                              | WTHR<br>(R/W) B, H<br>---XXXXX              | WTMR<br>(R/W) B, H<br>--XXXXXX        | WTSR<br>(R/W) B<br>--XXXXXX                 | —                                  |                                    |
| 000150 <sub>H</sub>                              | ADERH<br>(R/W) B, H, W<br>00000000 00000000 |                                       | ADERL<br>(R/W) B, H, W<br>00000000 00000000 |                                    | A/D Converter                      |
| 000154 <sub>H</sub>                              | ADCS1<br>(R/W) B, H, W<br>00000000          | ADCS0<br>(R/W, R) B, H, W<br>00000000 | ADCR1<br>(R) B, H, W<br>-----XX             | ADCR0<br>(R) B, H, W<br>XXXXXXXXXX |                                    |
| 000158 <sub>H</sub>                              | ADCT1<br>(R/W) B, H, W<br>00010000          | ADCT0<br>(R/W) B, H, W<br>00101100    | ADSCH<br>(R/W) B, H, W<br>---00000          | ADECH<br>(R/W) B, H, W<br>---00000 |                                    |
| 00015C <sub>H</sub>                              | —   | CUCR<br>(R/W, R) B, H, W<br>00000000  | CUTD<br>(R/W) B, H, W<br>10000000 00000000  |                                    | Sub Clock<br>Calibration unit      |
| 000160 <sub>H</sub>                              | CUTR1<br>(R) B, H, W<br>00000000 00000000   |                                       | CUTR2<br>(R) B, H, W<br>00000000 00000000   |                                    |                                    |
| 000164 <sub>H</sub><br>to<br>0001A4 <sub>H</sub> | —   | —                                     | —   | —                                  | Reserved                           |

(Continued)

# MB91210 Series

| Address             | Register                               |                                      |   |                                     | Block   |
|---------------------|--|--------------------------------------|---|-------------------------------------|---|
|                     | +0                                     | +1                                   | +2  | +3                                  |   |
| 0001A8 <sub>H</sub> | CANPRE<br>(R/W, R) B, H, W<br>00000000 | —                                    | EISSR<br>(R/W) B, H, W<br>00000000 00000000 |                                     | Select CAN Clock<br>Prescaler/external<br>interrupt |
| 0001AC <sub>H</sub> | —                                      | —                                    | —   | —                                   | Reserved  |
| 0001B0 <sub>H</sub> | PRLH0<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRL0<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLH1<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRL1<br>(R/W) B, H, W<br>XXXXXXXXXX | PPG 0 to PPG 3                                      |
| 0001B4 <sub>H</sub> | PRLH2<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRL2<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLH3<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRL3<br>(R/W) B, H, W<br>XXXXXXXXXX |   |
| 0001B8 <sub>H</sub> | PPGC0<br>(R/W) B, H, W<br>0000000X     | PPGC1<br>(R/W) B, H, W<br>0000000X   | PPGC2<br>(R/W) B, H, W<br>0000000X          | PPGC3<br>(R/W) B, H, W<br>0000000X  |   |
| 0001BC <sub>H</sub> | —                                      | —                                    | —   | —                                   |   |
| 0001C0 <sub>H</sub> | PRLH4<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRL4<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLH5<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRL5<br>(R/W) B, H, W<br>XXXXXXXXXX | PPG 4 to PPG 7                                      |
| 0001C4 <sub>H</sub> | PRLH6<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRL6<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLH7<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRL7<br>(R/W) B, H, W<br>XXXXXXXXXX |   |
| 0001C8 <sub>H</sub> | PPGC4<br>(R/W) B, H, W<br>0000000X     | PPGC5<br>(R/W) B, H, W<br>0000000X   | PPGC6<br>(R/W) B, H, W<br>0000000X          | PPGC7<br>(R/W) B, H, W<br>0000000X  |   |
| 0001CC <sub>H</sub> | —                                      | —                                    | —   | —                                   |   |
| 0001D0 <sub>H</sub> | PRLH8<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRL8<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLH9<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRL9<br>(R/W) B, H, W<br>XXXXXXXXXX | PPG 8 to PPG B                                      |
| 0001D4 <sub>H</sub> | PRLHA<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRLA<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLHB<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRLB<br>(R/W) B, H, W<br>XXXXXXXXXX |   |
| 0001D8 <sub>H</sub> | PPGC8<br>(R/W) B, H, W<br>0000000X     | PPGC9<br>(R/W) B, H, W<br>0000000X   | PPGCA<br>(R/W) B, H, W<br>0000000X          | PPGCB<br>(R/W) B, H, W<br>0000000X  |   |
| 0001DC <sub>H</sub> | —                                      | —                                    | —   | —                                   |   |
| 0001E0 <sub>H</sub> | PRLHC<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRLC<br>(R/W) B, H, W<br>XXXXXXXXXX  | PRLHD<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRLD<br>(R/W) B, H, W<br>XXXXXXXXXX | PPG C to PPG F                                      |
| 0001E4 <sub>H</sub> | PRLHE<br>(R/W) B, H, W<br>XXXXXXXXXX   | PRLLE<br>(R/W) B, H, W<br>XXXXXXXXXX | PRLHF<br>(R/W) B, H, W<br>XXXXXXXXXX        | PRLF<br>(R/W) B, H, W<br>XXXXXXXXXX |   |
| 0001E8 <sub>H</sub> | PPGCC<br>(R/W) B, H, W<br>0000000X     | PPGCD<br>(R/W) B, H, W<br>0000000X   | PPGCE<br>(R/W) B, H, W<br>0000000X          | PPGCF<br>(R/W) B, H, W<br>0000000X  |   |

(Continued)

# MB91210 Series

| Address  | Register   |                                   |                                    |                                    | Block                    |
|--|--|-----------------------------------|------------------------------------|------------------------------------|--------------------------|
|  | +0   | +1                                | +2                                 | +3                                 |                          |
| 0001EC <sub>H</sub>                              | —  | —                                 | —                                  | —                                  | Reserved                 |
| 0001F0 <sub>H</sub>                              | TRG1<br>(R/W) B, H, W<br>00000000  | TRG0<br>(R/W) B, H, W<br>00000000 | REVC1<br>(R/W) B, H, W<br>00000000 | REVC0<br>(R/W) B, H, W<br>00000000 | PPG 0 to PPG F<br>AP/INV |
| 0001F4 <sub>H</sub><br>to<br>0001FC <sub>H</sub> | —  | —                                 | —                                  | —                                  | Reserved                 |
| 000200 <sub>H</sub>                              | DMACA0<br>(R/W, R) B, H, W <sup>**1</sup><br>00000000 00000000 00000000 00000000 |                                   |                                    |                                    | DMA Controller           |
| 000204 <sub>H</sub>                              | DMACB0<br>(R/W) B, H, W<br>00000000 00000000 00000000 00000000                   |                                   |                                    |                                    |                          |
| 000208 <sub>H</sub>                              | DMACA1<br>(R/W, R) B, H, W <sup>**1</sup><br>00000000 00000000 00000000 00000000 |                                   |                                    |                                    |                          |
| 00020C <sub>H</sub>                              | DMACB1<br>(R/W) B, H, W<br>00000000 00000000 00000000 00000000                   |                                   |                                    |                                    |                          |
| 000210 <sub>H</sub>                              | DMACA2<br>(R/W, R) B, H, W <sup>**1</sup><br>00000000 00000000 00000000 00000000 |                                   |                                    |                                    |                          |
| 000214 <sub>H</sub>                              | DMACB2<br>(R/W) B, H, W<br>00000000 00000000 00000000 00000000                   |                                   |                                    |                                    |                          |
| 000218 <sub>H</sub>                              | DMACA3<br>(R/W, R) B, H, W <sup>**1</sup><br>00000000 00000000 00000000 00000000 |                                   |                                    |                                    |                          |
| 00021C <sub>H</sub>                              | DMACB3<br>(R/W) B, H, W<br>00000000 00000000 00000000 00000000                   |                                   |                                    |                                    |                          |
| 000220 <sub>H</sub>                              | DMACA4<br>(R/W, R) B, H, W <sup>**1</sup><br>00000000 00000000 00000000 00000000 |                                   |                                    |                                    |                          |
| 000224 <sub>H</sub>                              | DMACB4<br>(R/W) B, H, W<br>00000000 00000000 00000000 00000000                   |                                   |                                    |                                    |                          |
| 000228 <sub>H</sub><br>to<br>00023C <sub>H</sub> | —  | —                                 | —                                  | —                                  | Reserved                 |

(Continued)

# MB91210 Series

| Address  | Register   |                                   |                                   |                                   | Block                   |
|--|--|-----------------------------------|-----------------------------------|-----------------------------------|-------------------------|
|  | +0   | +1                                | +2                                | +3                                |                         |
| 000240 <sub>H</sub>                              | DMACR<br>(R/W, R) B, H, W<br>00000000 00000000 00000000 00000000 |                                   |                                   |                                   | DMA Controller          |
| 000244 <sub>H</sub><br>to<br>0003EC <sub>H</sub> | —  | —                                 | —                                 | —                                 | Reserved                |
| 0003F0 <sub>H</sub>                              | BSD0<br>(W) W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX             |                                   |                                   |                                   | Bit Search Module       |
| 0003F4 <sub>H</sub>                              | BSD1<br>(R/W) W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX           |                                   |                                   |                                   |                         |
| 0003F8 <sub>H</sub>                              | BSDC<br>(W) W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX             |                                   |                                   |                                   |                         |
| 0003FC <sub>H</sub>                              | BSRR<br>(R) W<br>XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX             |                                   |                                   |                                   |                         |
| 000400 <sub>H</sub>                              | DDR0<br>(R/W) B, H, W<br>00000000                                | DDR1<br>(R/W) B, H, W<br>00000000 | DDR2<br>(R/W) B, H, W<br>00000000 | DDR3<br>(R/W) B, H, W<br>00000000 | Data Direction Register |
| 000404 <sub>H</sub>                              | DDR4<br>(R/W) B, H, W<br>00000000                                | DDR5<br>(R/W) B, H, W<br>00000000 | DDR6<br>(R/W) B, H, W<br>---00000 | DDR7<br>(R/W) B, H, W<br>00000000 |                         |
| 000408 <sub>H</sub>                              | DDR8<br>(R/W) B, H, W<br>--000000                                | DDR9<br>(R/W) B, H, W<br>00000000 | DDRA<br>(R/W) B, H, W<br>00000000 | DDRB<br>(R/W) B, H, W<br>00000000 |                         |
| 00040C <sub>H</sub>                              | DDRC<br>(R/W) B, H, W<br>00000000                                | DDRD<br>(R/W) B, H, W<br>00000000 | DDRE<br>(R/W) B, H, W<br>-----000 | DDRF<br>(R/W) B, H, W<br>00000000 |                         |
| 000410 <sub>H</sub><br>to<br>00041C <sub>H</sub> | —  | —                                 | —                                 | —                                 |                         |
| 000420 <sub>H</sub>                              | PFR0<br>(R/W) B, H, W<br>0000-00-                                | PFR1<br>(R/W) B, H, W<br>00-00-0- | PFR2<br>(R/W) B, H, W<br>00000000 | PFR3<br>(R/W) B, H, W<br>-----00  | Port Function Register  |
| 000424 <sub>H</sub>                              | PFR4<br>(R/W) B, H, W<br>00000000                                | PFR5<br>(R/W) B, H, W<br>-0000000 | PFR6<br>(R/W) B, H, W<br>-----00  | PFR7<br>(R/W) B, H, W<br>00000-0- |                         |
| 000428 <sub>H</sub>                              | PFR8<br>(R/W) B, H, W<br>000-----                                | PFR9<br>(R/W) B, H, W<br>00000000 | PFRA<br>(R/W) B, H, W<br>-----000 | PFRB<br>(R/W) B, H, W<br>-----    |                         |
| 00042C <sub>H</sub>                              | PFRC<br>(R/W) B, H, W<br>-----                                   | PFRD<br>(R/W) B, H, W<br>00-00-0- | PFRE<br>(R/W) B, H, W<br>-----00- | PFRF<br>(R/W) B, H, W<br>-----    |                         |

(Continued)

# MB91210 Series

| Address  | Register                              |                                       |                                       |                                       | Block                     |          |
|--|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|---------------------------|----------|
|  | +0                                    | +1                                    | +2                                    | +3                                    |                           |          |
| 000430 <sub>H</sub><br>to<br>00043C <sub>H</sub> | —                                     | —                                     | —                                     | —                                     | Reserved                  |          |
| 000440 <sub>H</sub>                              | ICR00<br>(R, R/W) B, H, W<br>---11111 | ICR01<br>(R, R/W) B, H, W<br>---11111 | ICR02<br>(R, R/W) B, H, W<br>---11111 | ICR03<br>(R, R/W) B, H, W<br>---11111 | Interrupt Control<br>Unit |          |
| 000444 <sub>H</sub>                              | ICR04<br>(R, R/W) B, H, W<br>---11111 | ICR05<br>(R, R/W) B, H, W<br>---11111 | ICR06<br>(R, R/W) B, H, W<br>---11111 | ICR07<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000448 <sub>H</sub>                              | ICR08<br>(R, R/W) B, H, W<br>---11111 | ICR09<br>(R, R/W) B, H, W<br>---11111 | ICR10<br>(R, R/W) B, H, W<br>---11111 | ICR11<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 00044C <sub>H</sub>                              | ICR12<br>(R, R/W) B, H, W<br>---11111 | ICR13<br>(R, R/W) B, H, W<br>---11111 | ICR14<br>(R, R/W) B, H, W<br>---11111 | ICR15<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000450 <sub>H</sub>                              | ICR16<br>(R, R/W) B, H, W<br>---11111 | ICR17<br>(R, R/W) B, H, W<br>---11111 | ICR18<br>(R, R/W) B, H, W<br>---11111 | ICR19<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000454 <sub>H</sub>                              | ICR20<br>(R, R/W) B, H, W<br>---11111 | ICR21<br>(R, R/W) B, H, W<br>---11111 | ICR22<br>(R, R/W) B, H, W<br>---11111 | ICR23<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000458 <sub>H</sub>                              | ICR24<br>(R, R/W) B, H, W<br>---11111 | ICR25<br>(R, R/W) B, H, W<br>---11111 | ICR26<br>(R, R/W) B, H, W<br>---11111 | ICR27<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 00045C <sub>H</sub>                              | ICR28<br>(R, R/W) B, H, W<br>---11111 | ICR29<br>(R, R/W) B, H, W<br>---11111 | ICR30<br>(R, R/W) B, H, W<br>---11111 | ICR31<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000460 <sub>H</sub>                              | ICR32<br>(R, R/W) B, H, W<br>---11111 | ICR33<br>(R, R/W) B, H, W<br>---11111 | ICR34<br>(R, R/W) B, H, W<br>---11111 | ICR35<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000464 <sub>H</sub>                              | ICR36<br>(R, R/W) B, H, W<br>---11111 | ICR37<br>(R, R/W) B, H, W<br>---11111 | ICR38<br>(R, R/W) B, H, W<br>---11111 | ICR39<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000468 <sub>H</sub>                              | ICR40<br>(R, R/W) B, H, W<br>---11111 | ICR41<br>(R, R/W) B, H, W<br>---11111 | ICR42<br>(R, R/W) B, H, W<br>---11111 | ICR43<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 00046C <sub>H</sub>                              | ICR44<br>(R, R/W) B, H, W<br>---11111 | ICR45<br>(R, R/W) B, H, W<br>---11111 | ICR46<br>(R, R/W) B, H, W<br>---11111 | ICR47<br>(R, R/W) B, H, W<br>---11111 |                           |          |
| 000470 <sub>H</sub><br>to<br>00047C <sub>H</sub> | —                                     | —                                     | —                                     | —                                     |                           | Reserved |

(Continued)



# MB91210 Series

| Address  | Register  |                                    |                                      |                                    | Block   |
|--|---|------------------------------------|--------------------------------------|------------------------------------|---|
|  | +0  | +1                                 | +2                                   | +3                                 |   |
| 000480 <sub>H</sub>                              | RSRR<br>(R, R/W) B, H, W<br>X-***-00 <sup>2</sup> | STCR<br>(R/W) B, H, W<br>00110011  | TBCR<br>(R/W, R) B, H, W<br>00XXXX11 | CTBR<br>(W) B, H, W<br>XXXXXXXX    | Clock Control Unit                            |
| 000484 <sub>H</sub>                              | CLKR<br>(R/W) B, H, W<br>00000000                 | WPR<br>(W) B, H, W<br>XXXXXXXX     | DIVR0<br>(R/W) B, H, W<br>00000011   | DIVR1<br>(R/W) B, H, W<br>00000000 |   |
| 000488 <sub>H</sub>                              | —   | —                                  | OSSCR<br>(R/W) B<br>XXXXXXXX0        | —                                  |   |
| 00048C <sub>H</sub>                              | —   | —                                  | —                                    | —                                  | Reserved                                      |
| 000490 <sub>H</sub>                              | OSCR<br>(R/W, W) B<br>000XX000                    | —                                  | —                                    | —                                  | Main Stabilization<br>Wait Timer              |
| 000494 <sub>H</sub>                              | PLLC<br>(R/W, R) B, H, W<br>X1000101              | —                                  | —                                    | —                                  | PLL Controller                                |
| 000498 <sub>H</sub><br>to<br>0004FC <sub>H</sub> | —   | —                                  | —                                    | —                                  | Reserved                                      |
| 000500 <sub>H</sub>                              | PPER0<br>(R/W) B, H, W<br>00000000                | PPER1<br>(R/W) B, H, W<br>00000000 | PPER2<br>(R/W) B, H, W<br>00000000   | PPER3<br>(R/W) B, H, W<br>00000000 | Port Pull-up/<br>Pull-down Enable<br>Register |
| 000504 <sub>H</sub>                              | PPER4<br>(R/W) B, H, W<br>00000000                | PPER5<br>(R/W) B, H, W<br>00000000 | PPER6<br>(R/W) B, H, W<br>---00000   | PPER7<br>(R/W) B, H, W<br>00000000 |   |
| 000508 <sub>H</sub>                              | PPER8<br>(R/W) B, H, W<br>--000000                | PPER9<br>(R/W) B, H, W<br>00000000 | PPERA<br>(R/W) B, H, W<br>00000000   | PPERB<br>(R/W) B, H, W<br>00000000 |   |
| 00050C <sub>H</sub>                              | PPERC<br>(R/W) B, H, W<br>00000000                | PPERD<br>(R/W) B, H, W<br>00000000 | PPERE<br>(R/W) B, H, W<br>----000    | PPERF<br>(R/W) B, H, W<br>00000000 |   |
| 000510 <sub>H</sub><br>to<br>00051C <sub>H</sub> | —   | —                                  | —                                    | —                                  | Reserved                                      |

(Continued)

# MB91210 Series

| Address  | Register                           |                                    |                                    |                                    | Block  |
|--|------------------------------------|------------------------------------|------------------------------------|------------------------------------|--|
|  | +0                                 | +1                                 | +2                                 | +3                                 |  |
| 000520 <sub>H</sub>                              | PPCR0<br>(R/W) B, H, W<br>11111111 | PPCR1<br>(R/W) B, H, W<br>11111111 | PPCR2<br>(R/W) B, H, W<br>11111111 | PPCR3<br>(R/W) B, H, W<br>11111111 | Port Pull-up/<br>Pull-down Control<br>Register |
| 000524 <sub>H</sub>                              | PPCR4<br>(R/W) B, H, W<br>11111111 | PPCR5<br>(R/W) B, H, W<br>11111111 | PPCR6<br>(R/W) B, H, W<br>---1111  | PPCR7<br>(R/W) B, H, W<br>11111111 |  |
| 000528 <sub>H</sub>                              | PPCR8<br>(R/W) B, H, W<br>--11111  | PPCR9<br>(R/W) B, H, W<br>11111111 | PPCRA<br>(R/W) B, H, W<br>11111111 | PPCRB<br>(R/W) B, H, W<br>11111111 |  |
| 00052C <sub>H</sub>                              | PPCRC<br>(R/W) B, H, W<br>11111111 | PPCRD<br>(R/W) B, H, W<br>11111111 | PPCRE<br>(R/W) B, H, W<br>----111  | PPCRF<br>(R/W) B, H, W<br>11111111 |  |
| 000530 <sub>H</sub><br>to<br>00053C <sub>H</sub> | —                                  | —                                  | —                                  | —                                  | Reserved                                       |
| 000540 <sub>H</sub>                              | PILR0<br>(R/W) B, H, W<br>00000000 | PILR1<br>(R/W) B, H, W<br>00000000 | PILR2<br>(R/W) B, H, W<br>00000000 | PILR3<br>(R/W) B, H, W<br>00000000 | Port Input Level<br>Select Register            |
| 000544 <sub>H</sub>                              | PILR4<br>(R/W) B, H, W<br>00000000 | PILR5<br>(R/W) B, H, W<br>00000000 | PILR6<br>(R/W) B, H, W<br>---00000 | PILR7<br>(R/W) B, H, W<br>00000000 |  |
| 000548 <sub>H</sub>                              | PILR8<br>(R/W) B, H, W<br>--000000 | PILR9<br>(R/W) B, H, W<br>00000000 | PILRA<br>(R/W) B, H, W<br>00000000 | PILRB<br>(R/W) B, H, W<br>00000000 |  |
| 00054C <sub>H</sub>                              | PILRC<br>(R/W) B, H, W<br>00000000 | PILRD<br>(R/W) B, H, W<br>00000000 | PILRE<br>(R/W) B, H, W<br>----000  | PILRF<br>(R/W) B, H, W<br>00000000 |  |
| 000550 <sub>H</sub><br>to<br>00061C <sub>H</sub> | —                                  | —                                  | —                                  | —                                  | Reserved                                       |
| 000620 <sub>H</sub>                              | PIDR0<br>(R) B, H, W<br>XXXXXXXX   | PIDR1<br>(R) B, H, W<br>XXXXXXXX   | PIDR2<br>(R) B, H, W<br>XXXXXXXX   | PIDR3<br>(R) B, H, W<br>XXXXXXXX   | Input Data Direct<br>Read Register             |
| 000624 <sub>H</sub>                              | PIDR4<br>(R) B, H, W<br>XXXXXXXX   | PIDR5<br>(R) B, H, W<br>XXXXXXXX   | PIDR6<br>(R) B, H, W<br>---XXXXX   | PIDR7<br>(R) B, H, W<br>XXXXXXXX   |  |
| 000628 <sub>H</sub>                              | PIDR8<br>(R) B, H, W<br>--XXXXXX   | PIDR9<br>(R) B, H, W<br>XXXXXXXX   | PIDRA<br>(R) B, H, W<br>XXXXXXXX   | PIDRB<br>(R) B, H, W<br>XXXXXXXX   |  |
| 00062C <sub>H</sub>                              | PIDRC<br>(R) B, H, W<br>XXXXXXXX   | PIDRD<br>(R) B, H, W<br>XXXXXXXX   | PIDRE<br>(R) B, H, W<br>----XXX    | PIDRF<br>(R) B, H, W<br>XXXXXXXX   |  |
| 000630 <sub>H</sub><br>to<br>000FFC <sub>H</sub> | —                                  | —                                  | —                                  | —                                  | Reserved                                       |

(Continued)

# MB91210 Series

| Address  | Register   |    |    |    | Block           |
|--|--|----|----|----|-----------------|
|  | +0   | +1 | +2 | +3 |                 |
| 001000 <sub>H</sub>                              | DMASA0<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    | DMA Controller  |
| 001004 <sub>H</sub>                              | DMADA0<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001008 <sub>H</sub>                              | DMASA1<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 00100C <sub>H</sub>                              | DMADA1<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001010 <sub>H</sub>                              | DMASA2<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001014 <sub>H</sub>                              | DMADA2<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001018 <sub>H</sub>                              | DMASA3<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 00101C <sub>H</sub>                              | DMADA3<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001020 <sub>H</sub>                              | DMASA4<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001024 <sub>H</sub>                              | DMADA4<br>(R/W) W<br>00000000 00000000 00000000 00000000 |    |    |    |                 |
| 001028 <sub>H</sub><br>to<br>006FFC <sub>H</sub> | —  | —  | —  | —  | Reserved        |
| 007000 <sub>H</sub>                              | FLCR<br>(R/W, R) B, H, W<br>0000X101                     | —  | —  | —  | Flash Interface |
| 007004 <sub>H</sub>                              | FLWC<br>(R/W) B, H, W<br>01011011                        | —  | —  | —  |                 |
| 007008 <sub>H</sub><br>to<br>01FFFC <sub>H</sub> | —  | —  | —  | —  | Reserved        |

(Continued)

# MB91210 Series

| Address  | Register  |    |   |    | Block               |                     |
|--|---|----|---|----|---------------------|---------------------|
|  | +0  | +1 | +2  | +3 |                     |                     |
| 020000 <sub>H</sub>                              | CTRLR0<br>(R/W, R) B, H, W<br>00000000 00000001   |    | STATR0<br>(R/W, R) B, H, W<br>00000000 00000000               |    | CAN Controller<br>0 |                     |
| 020004 <sub>H</sub>                              | ERRCNT0<br>(R) B, H, W<br>00000000 00000000       |    | BTR0<br>(R/W, R) B, H, W<br>00100011 00000001                 |    |                     |                     |
| 020008 <sub>H</sub>                              | INTR0<br>(R) B, H, W<br>00000000 00000000         |    | TESTR0<br>(R/W, R) B, H, W<br>00000000 r0000000 <sup>*3</sup> |    |                     |                     |
| 02000C <sub>H</sub>                              | BRPER0<br>(R, R/W) B, H, W<br>00000000 00000000   |    | —   | —  |                     |                     |
| 020010 <sub>H</sub>                              | IF1CREQ0<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF1CMSK0<br>(R/W, R) B, H, W<br>00000000 00000000             |    |                     |                     |
| 020014 <sub>H</sub>                              | IF1MSK20<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF1MSK10<br>(R/W) B, H, W<br>11111111 11111111                |    |                     |                     |
| 020018 <sub>H</sub>                              | IF1ARB20<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1ARB10<br>(R/W) B, H, W<br>00000000 00000000                |    |                     |                     |
| 02001C <sub>H</sub>                              | IF1MCTR0<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —   | —  |                     |                     |
| 020020 <sub>H</sub>                              | IF1DTA10<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA20<br>(R/W) B, H, W<br>00000000 00000000                |    |                     |                     |
| 020024 <sub>H</sub>                              | IF1DTB10<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB20<br>(R/W) B, H, W<br>00000000 00000000                |    |                     |                     |
| 020028 <sub>H</sub><br>to<br>02002C <sub>H</sub> | —   | —  | —   | —  |                     | Reserved            |
| 020030 <sub>H</sub>                              | IF1DTA20<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA10<br>(R/W) B, H, W<br>00000000 00000000                |    |                     | CAN Controller<br>0 |
| 020034 <sub>H</sub>                              | IF1DTB10<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB20<br>(R/W) B, H, W<br>00000000 00000000                |    |                     |                     |
| 020038 <sub>H</sub><br>to<br>02003C <sub>H</sub> | —   | —  | —   | —  |                     | Reserved            |

(Continued)

# MB91210 Series

| Address  | Register  |    |   |    | Block               |
|--|---|----|---|----|---------------------|
|  | +0  | +1 | +2  | +3 |                     |
| 020040 <sub>H</sub>                              | IF2CREQ0<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF2CMSK0<br>(R/W, R) B, H, W<br>00000000 00000000 |    | CAN Controller<br>0 |
| 020044 <sub>H</sub>                              | IF2MSK20<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF2MSK10<br>(R/W) B, H, W<br>11111111 11111111    |    |                     |
| 020048 <sub>H</sub>                              | IF2ARB20<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2ARB10<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 02004C <sub>H</sub>                              | IF2MCTR0<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —   | —  |                     |
| 020050 <sub>H</sub>                              | IF2DTA10<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTA20<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020054 <sub>H</sub>                              | IF2DTB10<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTB20<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020058 <sub>H</sub> ,<br>02005C <sub>H</sub>     | —   | —  | —   | —  | Reserved            |
| 020060 <sub>H</sub>                              | IF2DTA20<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTA10<br>(R/W) B, H, W<br>00000000 00000000    |    | CAN Controller<br>0 |
| 020064 <sub>H</sub>                              | IF2DTB20<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTB10<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020068 <sub>H</sub><br>to<br>02007C <sub>H</sub> | —   | —  | —   | —  | Reserved            |
| 020080 <sub>H</sub>                              | TREQR20<br>(R) B, H, W<br>00000000 00000000       |    | TREQR10<br>(R) B, H, W<br>00000000 00000000       |    | CAN Controller<br>0 |
| 020084 <sub>H</sub><br>to<br>02008C <sub>H</sub> | —   | —  | —   | —  | Reserved            |
| 020090 <sub>H</sub>                              | NEWDT20<br>(R) B, H, W<br>00000000 00000000       |    | NEWDT10<br>(R) B, H, W<br>00000000 00000000       |    | CAN Controller<br>0 |
| 020094 <sub>H</sub><br>to<br>02009C <sub>H</sub> | —   | —  | —   | —  | Reserved            |
| 0200A0 <sub>H</sub>                              | INTPND20<br>(R) B, H, W<br>00000000 00000000      |    | INTPND10<br>(R) B, H, W<br>00000000 00000000      |    | CAN Controller<br>0 |

(Continued)

# MB91210 Series

| Address  | Register  |    |  |    | Block               |          |
|--|---|----|--|----|---------------------|----------|
|  | +0  | +1 | +2   | +3 |                     |          |
| 0200A4 <sub>H</sub><br>to<br>0200AC <sub>H</sub> | —   | —  | —  | —  | Reserved            |          |
| 0200B0 <sub>H</sub>                              | MSGVAL20<br>(R) B, H, W<br>00000000 00000000      |    | MSGVAL10<br>(R) B, H, W<br>00000000 00000000                 |    | CAN Controller<br>0 |          |
| 0200B4 <sub>H</sub><br>to<br>0200FC <sub>H</sub> | —   | —  | —  | —  | Reserved            |          |
| 020100 <sub>H</sub>                              | CTRLR1<br>(R/W, R) B, H, W<br>00000000 00000001   |    | STATR1<br>(R/W, R) B, H, W<br>00000000 00000000              |    | CAN Controller<br>1 |          |
| 020104 <sub>H</sub>                              | ERRCNT1<br>(R) B, H, W<br>00000000 00000000       |    | BTR1<br>(R/W, R) B, H, W<br>00100011 00000001                |    |                     |          |
| 020108 <sub>H</sub>                              | INTR1<br>(R) B, H, W<br>00000000 00000000         |    | TESTR1<br>(R/W, R) B, H, W<br>00000000 r0000000 <sup>3</sup> |    |                     |          |
| 02010C <sub>H</sub>                              | BRPER1<br>(R, R/W) B, H, W<br>00000000 00000000   |    | —  | —  |                     |          |
| 020110 <sub>H</sub>                              | IF1CREQ1<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF1CMSK1<br>(R/W, R) B, H, W<br>00000000 00000000            |    |                     |          |
| 020114 <sub>H</sub>                              | IF1MSK21<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF1MSK11<br>(R/W) B, H, W<br>11111111 11111111               |    |                     |          |
| 020118 <sub>H</sub>                              | IF1ARB21<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1ARB11<br>(R/W) B, H, W<br>00000000 00000000               |    |                     |          |
| 02011C <sub>H</sub>                              | IF1MCTR1<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —  | —  |                     |          |
| 020120 <sub>H</sub>                              | IF1DTA11<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA21<br>(R/W) B, H, W<br>00000000 00000000               |    |                     |          |
| 020124 <sub>H</sub>                              | IF1DTB11<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB21<br>(R/W) B, H, W<br>00000000 00000000               |    |                     |          |
| 020128 <sub>H</sub> ,<br>02012C <sub>H</sub>     | —   | —  | —  | —  |                     | Reserved |

(Continued)

# MB91210 Series

| Address  | Register  |    |   |    | Block               |
|--|---|----|---|----|---------------------|
|  | +0  | +1 | +2  | +3 |                     |
| 020130 <sub>H</sub>                              | IF1DTA21<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA11<br>(R/W) B, H, W<br>00000000 00000000    |    | CAN Controller<br>1 |
| 020134 <sub>H</sub>                              | IF1DTB11<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB21<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020138 <sub>H</sub> ,<br>02013C <sub>H</sub>     | —   | —  | —   | —  | Reserved            |
| 020140 <sub>H</sub>                              | IF2CREQ1<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF2CMSK1<br>(R/W, R) B, H, W<br>00000000 00000000 |    | CAN Controller<br>1 |
| 020144 <sub>H</sub>                              | IF2MSK21<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF2MSK11<br>(R/W) B, H, W<br>11111111 11111111    |    |                     |
| 020148 <sub>H</sub>                              | IF2ARB21<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2ARB11<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 02014C <sub>H</sub>                              | IF2MCTR1<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —   | —  |                     |
| 020150 <sub>H</sub>                              | IF2DTA11<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTA21<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020154 <sub>H</sub>                              | IF2DTB11<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTB21<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020158 <sub>H</sub> ,<br>02015C <sub>H</sub>     | —   | —  | —   | —  |                     |
| 020160 <sub>H</sub>                              | IF2DTA21<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTA11<br>(R/W) B, H, W<br>00000000 00000000    |    | CAN Controller<br>1 |
| 020164 <sub>H</sub>                              | IF2DTB21<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTB11<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020168 <sub>H</sub><br>to<br>02017C <sub>H</sub> | —   | —  | —   | —  | Reserved            |

(Continued)

# MB91210 Series

| Address  | Register  |    |  |    | Block               |
|--|---|----|--|----|---------------------|
|  | +0  | +1 | +2   | +3 |                     |
| 020180 <sub>H</sub>                              | TREQR21<br>(R) B, H, W<br>00000000 00000000       |    | TREQR11<br>(R) B, H, W<br>00000000 00000000                  |    | CAN Controller<br>1 |
| 020184 <sub>H</sub><br>to<br>02018C <sub>H</sub> | —   | —  | —  | —  | Reserved            |
| 020190 <sub>H</sub>                              | NEWDT21<br>(R) B, H, W<br>00000000 00000000       |    | NEWDT11<br>(R) B, H, W<br>00000000 00000000                  |    | CAN Controller<br>1 |
| 020194 <sub>H</sub><br>to<br>02019C <sub>H</sub> | —   | —  | —  | —  | Reserved            |
| 0201A0 <sub>H</sub>                              | INTPND21<br>(R) B, H, W<br>00000000 00000000      |    | INTPND11<br>(R) B, H, W<br>00000000 00000000                 |    | CAN Controller<br>1 |
| 0201A4 <sub>H</sub><br>to<br>0201AC <sub>H</sub> | —   | —  | —  | —  | Reserved            |
| 0201B0 <sub>H</sub>                              | MSGVAL21<br>(R) B, H, W<br>00000000 00000000      |    | MSGVAL11<br>(R) B, H, W<br>00000000 00000000                 |    | CAN Controller<br>1 |
| 0200B4 <sub>H</sub><br>to<br>0200FC <sub>H</sub> | —   | —  | —  | —  | Reserved            |
| 020200 <sub>H</sub>                              | CTRLR2<br>(R/W, R) B, H, W<br>00000000 00000001   |    | STATR2<br>(R/W, R) B, H, W<br>00000000 00000000              |    | CAN Controller<br>2 |
| 020204 <sub>H</sub>                              | ERRCNT2<br>(R) B, H, W<br>00000000 00000000       |    | BTR2<br>(R/W, R) B, H, W<br>00100011 00000001                |    |                     |
| 020208 <sub>H</sub>                              | INTR2 (R) B, H, W<br>00000000 00000000            |    | TESTR2<br>(R/W, R) B, H, W<br>00000000 r0000000 <sup>3</sup> |    |                     |
| 02020C <sub>H</sub>                              | BRPER2<br>(R, R/W) B, H, W<br>00000000 00000000   |    | —  | —  |                     |
| 020210 <sub>H</sub>                              | IF1CREQ2<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF1CMSK2<br>(R/W, R) B, H, W<br>00000000 00000000            |    |                     |
| 020214 <sub>H</sub>                              | IF1MSK22<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF1MSK12<br>(R/W) B, H, W<br>11111111 11111111               |    |                     |

(Continued)



# MB91210 Series

| Address                                      | Register  |    |   |    | Block               |
|--|---|----|---|----|---------------------|
|  | +0  | +1 | +2  | +3 |                     |
| 020218 <sub>H</sub>                          | IF1ARB22<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1ARB12<br>(R/W) B, H, W<br>00000000 00000000    |    | CAN Controller<br>2 |
| 02021C <sub>H</sub>                          | IF1MCTR2<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —   | —  |                     |
| 020220 <sub>H</sub>                          | IF1DTA12<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA22<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020224 <sub>H</sub>                          | IF1DTB12<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB22<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020228 <sub>H</sub> ,<br>02022C <sub>H</sub> | —   | —  | —   | —  | Reserved            |
| 020230 <sub>H</sub>                          | IF1DTA22<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTA12<br>(R/W) B, H, W<br>00000000 00000000    |    | CAN Controller<br>2 |
| 020234 <sub>H</sub>                          | IF1DTB22<br>(R/W) B, H, W<br>00000000 00000000    |    | IF1DTB12<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020238 <sub>H</sub> ,<br>02023C <sub>H</sub> | —   | —  | —   | —  | Reserved            |
| 020240 <sub>H</sub>                          | IF2CREQ2<br>(R/W, R) B, H, W<br>00000000 00000001 |    | IF2CMSK2<br>(R/W, R) B, H, W<br>00000000 00000000 |    | CAN Controller<br>2 |
| 020244 <sub>H</sub>                          | IF2MSK22<br>(R/W, R) B, H, W<br>11111111 11111111 |    | IF2MSK12<br>(R/W) B, H, W<br>11111111 11111111    |    |                     |
| 020248 <sub>H</sub>                          | IF2ARB22<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2ARB12<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 02024C <sub>H</sub>                          | IF2MCTR2<br>(R/W, R) B, H, W<br>00000000 00000000 |    | —   | —  |                     |
| 020250 <sub>H</sub>                          | IF2DTA12<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTA22<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |
| 020254 <sub>H</sub>                          | IF2DTB12<br>(R/W) B, H, W<br>00000000 00000000    |    | IF2DTB22<br>(R/W) B, H, W<br>00000000 00000000    |    |                     |

(Continued)

(Continued)

| Address  | Register                                       |    |  |    | Block               |
|--|--|----|--|----|---------------------|
|  | +0   | +1 | +2   | +3 |                     |
| 020258 <sub>H</sub> ,<br>02025C <sub>H</sub>     | —  | —  | —  | —  | Reserved            |
| 020260 <sub>H</sub>                              | IF2DTA22<br>(R/W) B, H, W<br>00000000 00000000 |    | IF2DTA12<br>(R/W) B, H, W<br>00000000 00000000 |    | CAN Controller<br>2 |
| 020264 <sub>H</sub>                              | IF2DTB22<br>(R/W) B, H, W<br>00000000 00000000 |    | IF2DTB12<br>(R/W) B, H, W<br>00000000 00000000 |    |                     |
| 020268 <sub>H</sub><br>to<br>02027C <sub>H</sub> | —  | —  | —  | —  | Reserved            |
| 020280 <sub>H</sub>                              | TREQR22<br>(R) B, H, W<br>00000000 00000000    |    | TREQR12<br>(R) B, H, W<br>00000000 00000000    |    | CAN Controller<br>2 |
| 020284 <sub>H</sub><br>to<br>02028C <sub>H</sub> | —  | —  | —  | —  | Reserved            |
| 020290 <sub>H</sub>                              | NEWDT22<br>(R) B, H, W<br>00000000 00000000    |    | NEWDT12<br>(R) B, H, W<br>00000000 00000000    |    | CAN Controller<br>2 |
| 020294 <sub>H</sub><br>to<br>02029C <sub>H</sub> | —  | —  | —  | —  | Reserved            |
| 0202A0 <sub>H</sub>                              | INTPND22<br>(R) B, H, W<br>00000000 00000000   |    | INTPND12<br>(R) B, H, W<br>00000000 00000000   |    | CAN Controller<br>2 |
| 0202A4 <sub>H</sub><br>to<br>0202AC <sub>H</sub> | —  | —  | —  | —  | Reserved            |
| 0202B0 <sub>H</sub>                              | MSGVAL22<br>(R) B, H, W<br>00000000 00000000   |    | MSGVAL12<br>(R) B, H, W<br>00000000 00000000   |    | CAN Controller<br>2 |

\*1 : The lower 16 bits (DTC[15:0]) cannot be accessed in bytes.

\*2 : It differs depending on the source.

\*3 : As for bit7, the level of the RX pin is read.

# MB91210 Series

## ■ INTERRUPT VECTOR

| Interrupt source                | Interrupt number |              | Interrupt level            | Offset           | TBR default address   |
|---------------------------------|------------------|--------------|----------------------------|------------------|-----------------------|
|                                 | Decimal          | Hexa-decimal |                            |                  |                       |
| Reset*                          | 0                | 00           | —                          | 3FC <sub>H</sub> | 000FFFFC <sub>H</sub> |
| Mode vector*                    | 1                | 01           | —                          | 3F8 <sub>H</sub> | 000FFFF8 <sub>H</sub> |
| System reserved                 | 2                | 02           | —                          | 3F4 <sub>H</sub> | 000FFFF4 <sub>H</sub> |
| System reserved                 | 3                | 03           | —                          | 3F0 <sub>H</sub> | 000FFFF0 <sub>H</sub> |
| System reserved                 | 4                | 04           | —                          | 3EC <sub>H</sub> | 000FFFE <sub>C</sub>  |
| System reserved                 | 5                | 05           | —                          | 3E8 <sub>H</sub> | 000FFFE8 <sub>H</sub> |
| System reserved                 | 6                | 06           | —                          | 3E4 <sub>H</sub> | 000FFFE4 <sub>H</sub> |
| Coprocessor absent trap         | 7                | 07           | —                          | 3E0 <sub>H</sub> | 000FFFE0 <sub>H</sub> |
| Coprocessor error trap          | 8                | 08           | —                          | 3DC <sub>H</sub> | 000FFFD <sub>C</sub>  |
| INTE instruction                | 9                | 09           | —                          | 3D8 <sub>H</sub> | 000FFFD8 <sub>H</sub> |
| System reserved                 | 10               | 0A           | —                          | 3D4 <sub>H</sub> | 000FFFD4 <sub>H</sub> |
| System reserved                 | 11               | 0B           | —                          | 3D0 <sub>H</sub> | 000FFFD0 <sub>H</sub> |
| Step trace trap                 | 12               | 0C           | —                          | 3CC <sub>H</sub> | 000FFFC <sub>C</sub>  |
| NMI request (ICE)               | 13               | 0D           | —                          | 3C8 <sub>H</sub> | 000FFFC8 <sub>H</sub> |
| Undefined instruction exception | 14               | 0E           | —                          | 3C4 <sub>H</sub> | 000FFFC4 <sub>H</sub> |
| NMI request                     | 15               | 0F           | 15 (F <sub>H</sub> ) Fixed | 3C0 <sub>H</sub> | 000FFFC0 <sub>H</sub> |
| External interrupt 0            | 16               | 10           | ICR00                      | 3BC <sub>H</sub> | 000FFFB <sub>C</sub>  |
| External interrupt 1            | 17               | 11           | ICR01                      | 3B8 <sub>H</sub> | 000FFFB8 <sub>H</sub> |
| External interrupt 2            | 18               | 12           | ICR02                      | 3B4 <sub>H</sub> | 000FFFB4 <sub>H</sub> |
| External interrupt 3            | 19               | 13           | ICR03                      | 3B0 <sub>H</sub> | 000FFFB0 <sub>H</sub> |
| External interrupt 4            | 20               | 14           | ICR04                      | 3AC <sub>H</sub> | 000FFFA <sub>C</sub>  |
| External interrupt 5            | 21               | 15           | ICR05                      | 3A8 <sub>H</sub> | 000FFFA8 <sub>H</sub> |
| External interrupt 6            | 22               | 16           | ICR06                      | 3A4 <sub>H</sub> | 000FFFA4 <sub>H</sub> |
| External interrupt 7            | 23               | 17           | ICR07                      | 3A0 <sub>H</sub> | 000FFFA0 <sub>H</sub> |
| Reload timer 0                  | 24               | 18           | ICR08                      | 39C <sub>H</sub> | 000FFF9 <sub>C</sub>  |
| Reload timer 1                  | 25               | 19           | ICR09                      | 398 <sub>H</sub> | 000FFF98 <sub>H</sub> |
| Reload timer 2                  | 26               | 1A           | ICR10                      | 394 <sub>H</sub> | 000FFF94 <sub>H</sub> |
| UART 0 (Reception)              | 27               | 1B           | ICR11                      | 390 <sub>H</sub> | 000FFF90 <sub>H</sub> |
| UART 0 (Transmission)           | 28               | 1C           | ICR12                      | 38C <sub>H</sub> | 000FFF8 <sub>C</sub>  |
| UART 1 (Reception)              | 29               | 1D           | ICR13                      | 388 <sub>H</sub> | 000FFF88 <sub>H</sub> |
| UART 1 (Transmission)           | 30               | 1E           | ICR14                      | 384 <sub>H</sub> | 000FFF84 <sub>H</sub> |
| UART 2 (Reception)              | 31               | 1F           | ICR15                      | 380 <sub>H</sub> | 000FFF80 <sub>H</sub> |
| UART 2 (Transmission)           | 32               | 20           | ICR16                      | 37C <sub>H</sub> | 000FFF7 <sub>C</sub>  |

(Continued)

| Interrupt source                          | Interrupt number |              | Interrupt level | Offset           | TBR default address   |
|---|------------------|--------------|-----------------|------------------|-----------------------|
|   | Decimal          | Hexa-decimal |                 |                  |                       |
| CAN 0                                     | 33               | 21           | ICR17           | 378 <sub>H</sub> | 000FFF78 <sub>H</sub> |
| CAN 1                                     | 34               | 22           | ICR18           | 374 <sub>H</sub> | 000FFF74 <sub>H</sub> |
| UART 3/5 (Reception)                      | 35               | 23           | ICR19           | 370 <sub>H</sub> | 000FFF70 <sub>H</sub> |
| UART 3/5 (Transmission)                   | 36               | 24           | ICR20           | 36C <sub>H</sub> | 000FFF6C <sub>H</sub> |
| UART 4/6 (Reception)                      | 37               | 25           | ICR21           | 368 <sub>H</sub> | 000FFF68 <sub>H</sub> |
| UART 4/6 (Transmission)                   | 38               | 26           | ICR22           | 364 <sub>H</sub> | 000FFF64 <sub>H</sub> |
| A/D converter                             | 39               | 27           | ICR23           | 360 <sub>H</sub> | 000FFF60 <sub>H</sub> |
| RTC/CAN 2                                 | 40               | 28           | ICR24           | 35C <sub>H</sub> | 000FFF5C <sub>H</sub> |
| ICU 0                                     | 41               | 29           | ICR25           | 358 <sub>H</sub> | 000FFF58 <sub>H</sub> |
| ICU 1                                     | 42               | 2A           | ICR26           | 354 <sub>H</sub> | 000FFF54 <sub>H</sub> |
| ICU 2/3                                   | 43               | 2B           | ICR27           | 350 <sub>H</sub> | 000FFF50 <sub>H</sub> |
| ICU 4/5/6/7                               | 44               | 2C           | ICR28           | 34C <sub>H</sub> | 000FFF4C <sub>H</sub> |
| FRT 0/1/2/3                               | 45               | 2D           | ICR29           | 348 <sub>H</sub> | 000FFF48 <sub>H</sub> |
| Main oscillation stabilization wait timer | 46               | 2E           | ICR30           | 344 <sub>H</sub> | 000FFF44 <sub>H</sub> |
| Time-base timer overflow                  | 47               | 2F           | ICR31           | 340 <sub>H</sub> | 000FFF40 <sub>H</sub> |
| OUT 0/1/2/3                               | 48               | 30           | ICR32           | 33C <sub>H</sub> | 000FFF3C <sub>H</sub> |
| OUT 4/5/6/7                               | 49               | 31           | ICR33           | 338 <sub>H</sub> | 000FFF38 <sub>H</sub> |
| PPG 0                                     | 50               | 32           | ICR34           | 334 <sub>H</sub> | 000FFF34 <sub>H</sub> |
| PPG 1                                     | 51               | 33           | ICR35           | 330 <sub>H</sub> | 000FFF30 <sub>H</sub> |
| PPG 2/3                                   | 52               | 34           | ICR36           | 32C <sub>H</sub> | 000FFF2C <sub>H</sub> |
| PPG 4/5/6/7                               | 53               | 35           | ICR37           | 328 <sub>H</sub> | 000FFF28 <sub>H</sub> |
| PPG 8/9/A/B                               | 54               | 36           | ICR38           | 324 <sub>H</sub> | 000FFF24 <sub>H</sub> |
| PPG C/D/E/F                               | 55               | 37           | ICR39           | 320 <sub>H</sub> | 000FFF20 <sub>H</sub> |
| External interrupt 8                      | 56               | 38           | ICR40           | 31C <sub>H</sub> | 000FFF1C <sub>H</sub> |
| External interrupt 9                      | 57               | 39           | ICR41           | 318 <sub>H</sub> | 000FFF18 <sub>H</sub> |
| External interrupt 10                     | 58               | 3A           | ICR42           | 314 <sub>H</sub> | 000FFF14 <sub>H</sub> |
| External interrupt 11                     | 59               | 3B           | ICR43           | 310 <sub>H</sub> | 000FFF10 <sub>H</sub> |
| External interrupt 12/13                  | 60               | 3C           | ICR44           | 30C <sub>H</sub> | 000FFF0C <sub>H</sub> |
| External interrupt 14/15                  | 61               | 3D           | ICR45           | 308 <sub>H</sub> | 000FFF08 <sub>H</sub> |
| DMA (End, Error)                          | 62               | 3E           | ICR46           | 304 <sub>H</sub> | 000FFF04 <sub>H</sub> |
| Delay interrupt source bit                | 63               | 3F           | ICR47           | 300 <sub>H</sub> | 000FFF00 <sub>H</sub> |
| System reserved<br>(Used by REALOS)       | 64               | 40           | —               | 2FC <sub>H</sub> | 000FFEFC <sub>H</sub> |

(Continued)

# MB91210 Series

(Continued)

| Interrupt source                    | Interrupt number |                | Interrupt level | Offset                                     | TBR default address  |
|-------------------------------------|------------------|----------------|-----------------|--|--|
|                                     | Decimal          | Hexa-decimal   |                 |  |  |
| System reserved<br>(Used by REALOS) | 65               | 41             | —               | 2F8 <sub>H</sub>                           | 000FFE <sub>F8H</sub>  |
| System reserved                     | 66               | 42             | —               | 2F4 <sub>H</sub>                           | 000FFE <sub>F4H</sub>  |
| System reserved                     | 67               | 43             | —               | 2F0 <sub>H</sub>                           | 000FFE <sub>F0H</sub>  |
| System reserved                     | 68               | 44             | —               | 2EC <sub>H</sub>                           | 000FEE <sub>CH</sub>   |
| System reserved                     | 69               | 45             | —               | 2E8 <sub>H</sub>                           | 000FEE <sub>E8H</sub>  |
| System reserved                     | 70               | 46             | —               | 2E4 <sub>H</sub>                           | 000FEE <sub>E4H</sub>  |
| System reserved                     | 71               | 47             | —               | 2E0 <sub>H</sub>                           | 000FEE <sub>E0H</sub>  |
| System reserved                     | 72               | 48             | —               | 2DC <sub>H</sub>                           | 000FEE <sub>DC<sub>H</sub></sub>   |
| System reserved                     | 73               | 49             | —               | 2D8 <sub>H</sub>                           | 000FEE <sub>D8<sub>H</sub></sub>   |
| System reserved                     | 74               | 4A             | —               | 2D4 <sub>H</sub>                           | 000FEE <sub>D4<sub>H</sub></sub>   |
| System reserved                     | 75               | 4B             | —               | 2D0 <sub>H</sub>                           | 000FEE <sub>D0<sub>H</sub></sub>   |
| System reserved                     | 76               | 4C             | —               | 2CC <sub>H</sub>                           | 000FEE <sub>CC<sub>H</sub></sub>   |
| System reserved                     | 77               | 4D             | —               | 2C8 <sub>H</sub>                           | 000FEE <sub>C8<sub>H</sub></sub>   |
| System reserved                     | 78               | 4E             | —               | 2C4 <sub>H</sub>                           | 000FEE <sub>C4<sub>H</sub></sub>   |
| System reserved                     | 79               | 4F             | —               | 2C0 <sub>H</sub>                           | 000FEE <sub>C0<sub>H</sub></sub>   |
| Used in INT instruction             | 80<br>to<br>255  | 50<br>to<br>FF | —               | 2BC <sub>H</sub><br>to<br>000 <sub>H</sub> | 000FEE <sub>BC<sub>H</sub></sub><br>to<br>000FEE <sub>C0<sub>H</sub></sub> |

\* : Even though the TBR value is changed, fixed addresses, 000FFF<sub>CH</sub> and 000FFF<sub>8H</sub>, are always used for the reset vector and the mode vector.

## ■ PIN STATUS IN EACH CPU STATE

Terms used as the status of pins mean as follows.

- Input enabled  
Indicates that the input function can be used.
- Output Hi-Z  
Means the placing of a pin in a high impedance state by preventing the transistor for driving the pin from driving.
- Output maintained  
Indicates the output in the output state existing immediately before this mode is established. If the device enters this mode with an internal output peripheral operating or while serving as an output port, the output is performed by the internal peripheral or the port output is maintained, respectively.
- State existing immediately before is maintained.  
When the device serves for output or input immediately before entering this mode, the device maintains the output or is ready for the input, respectively.
- Pull-down  
Built-in pull-down resistor is valid.

# MB91210 Series

**Table of Pin Status in Each Mode**

• Single chip mode

| Pin name   | Function name                            | Initial value             |                           | In sleep state  | In stop state  |   |
|------------|--|---------------------------|---------------------------|---|--|---|
|            |  | INITX = "L"               | INITX = "H"               |   | HIZ = 0  | HIZ = 1   |
| INITX      | INITX                                    | Input enabled             | Input enabled             | Input enabled   | Input enabled  | Input enabled   |
| X0         | X0                                       |                           |                           |   |  |   |
| X1         | X1                                       |                           |                           |   |  |   |
| X0A        | X0A                                      |                           |                           |   |  |   |
| X1A        | X1A                                      |                           |                           |   |  |   |
| MD0        | MD0                                      |                           |                           |   |  |   |
| MD1        | MD1                                      |                           |                           |   |  |   |
| MD2        | MD2                                      |                           |                           |   |  |   |
| MD3        | MD3                                      |                           |                           |   |  |   |
| P00        | P00/SIN5/INT8R                           | Output Hi-Z input enabled | Output Hi-Z input enabled | P : Immediately preceding status held<br>F : Normal operation performed | P : Immediately preceding status held<br>F : Output held or Hi-Z , input enabled | Output Hi-Z/<br>selecting interrupt function, and input enabled when interrupt is allowed during ENIR internal input held |
| P01        | P01/SOT5/INT9R                           |                           |                           |   |  |   |
| P02        | P02/SCK5/INT10R                          |                           |                           |   |  |   |
| P03        | P03/SIN6/INT11R                          |                           |                           |   |  |   |
| P04        | P04/SOT6/INT12R                          |                           |                           |   |  |   |
| P05        | P05/SCK6/INT13R                          |                           |                           |   |  |   |
| P06        | P06/OUT4/INT14R                          |                           |                           |   |  |   |
| P07        | P07/OUT5/INT15R                          |                           |                           |   |  |   |
| P10        | P10/TIN1                                 |                           |                           |   |  |   |
| P11        | P11/TOT1                                 |                           |                           |   |  |   |
| P12        | P12/SIN3                                 |                           |                           |   |  |   |
| P13        | P13/SOT3                                 |                           |                           |   |  |   |
| P14        | P14/SCK3                                 |                           |                           |   |  |   |
| P15        | P15/SIN4                                 |                           |                           |   |  |   |
| P16        | P16/SOT4                                 |                           |                           |   |  |   |
| P17        | P17/SCK4                                 |                           |                           |   |  |   |
| P20 to P27 | P20 to P27/<br>PPG0, 2, 4, 6, 8, A, C, E |                           |                           |   |  |   |

(Continued)

# MB91210 Series

| Pin name   | Function name                 | Initial value                   |                           | In sleep state  | In stop state  |   |
|------------|-------------------------------|---------------------------------|---------------------------|---|--|---|
|            |                               | INITX = "L"                     | INITX = "H"               |   | HIZ = 0  | HIZ = 1   |
| P30        | P30/ (RX2) / (INT10C)         | Output Hi-Z input enabled       | Output Hi-Z input enabled | P : Immediately preceding status held<br>F : Normal operation performed | P : Immediately preceding status held<br>F : Output held or Hi-Z , input enabled | Output Hi-Z/<br>selecting interrupt function, and input enabled when interrupt is allowed during ENIR internal input held |
| P31        | P31/ (TX2)                    |                                 |                           |   |  | Output Hi-Z internal input held   |
| P32        | P32/INT10                     |                                 |                           |   |  | Output Hi-Z/<br>selecting interrupt function, and input enabled when interrupt is allowed during ENIR internal input held |
| P33 to P37 | P33 to P37/<br>INT11 to INT15 |                                 |                           |   |  | Output Hi-Z internal input held   |
| P40 to P43 | P40 to P43/<br>PPG9, B, D, F  |                                 |                           |   |  | Output Hi-Z internal input held   |
| P44 to P47 | P44 to P47/<br>IN0 to IN3     |                                 |                           |   |  |   |
| P50 to P53 | P50 to P53/<br>PPG1, 3, 5, 7  |                                 |                           |   |  |   |
| P54        | P54/IN4                       |                                 |                           |   |  |   |
| P55        | P55/IN5                       |                                 |                           |   |  |   |
| P56        | P56/IN6                       |                                 |                           |   |  |   |
| P57        | P57/IN7                       |                                 |                           |   |  |   |
| P60        | P60/OUT6                      |                                 |                           |   |  |   |
| P61        | P61/OUT7                      |                                 |                           |   |  |   |
| P62        | P62                           |                                 |                           |   |  |   |
| P63        | P63                           |                                 |                           |   |  |   |
| P64        | P64                           |                                 |                           |   |  |   |
| P70        | P70/RX0/INT8                  |                                 |                           |   |  | Output Hi-Z/<br>selecting interrupt function, and input enabled when interrupt is allowed during ENIR internal input held |
| P71        | P71/TX0                       | Output Hi-Z internal input held |                           |   |  |   |

(Continued)



# MB91210 Series

| Pin name      | Function name   | Initial value                   |                                 | In sleep state  | In stop state  |  |
|---------------|---|---------------------------------|---------------------------------|---|--|--|
|               |   | INITX = "L"                     | INITX = "H"                     |   | HIZ = 0  | HIZ = 1  |
| P72           | P72/RX1/INT9  | Output<br>Hi-Z input<br>enabled | Output<br>Hi-Z input<br>enabled | P :<br>Immediately<br>preceding<br>status held<br>F :<br>Normal<br>operation<br>performed | P :<br>Immediately<br>preceding<br>status held<br>F :<br>Output held or<br>Hi-Z ,<br>input enabled | Output Hi-Z/<br>selecting interrupt<br>function, and input<br>enabled when<br>interrupt is allowed<br>during ENIR<br>internal input held |
| P73           | P73/TX1   |                                 |                                 |   |  |  |
| P74 to P77    | P74 to P77/<br>OUT0 to OUT3                                   |                                 |                                 |   |  |  |
| P80 to P83    | P80 to P83/<br>FRCK0 to FRCK3                                 |                                 |                                 |   |  |  |
| P84           | P84/TIN2  |                                 |                                 |   |  |  |
| P85           | P85/TOT2  |                                 |                                 |   |  |  |
| P90 to P97    | P90 to P97/PPG0R,<br>2R, 4R, 6R, 8R, AR,<br>CR, ER/AN0 to AN7 |                                 |                                 |   |  |  |
| PA0           | PA0/SIN2R/AN8   |                                 |                                 |   |  |  |
| PA1           | PA1/SOT2R/AN9   |                                 |                                 |   |  |  |
| PA2           | PA2/SCK2R/AN10  |                                 |                                 |   |  |  |
| PA3 to<br>PA7 | PA3 to PA7/<br>AN11 to AN15                                   |                                 |                                 |   |  |  |
| PB0 to<br>PB7 | PB0 to PB7/<br>INT0R to INT7R/<br>AN16 to AN23                |                                 |                                 |   |  |  |
| PC0 to<br>PC7 | PC0 to PC7/<br>AN24 to AN31                                   |                                 |                                 |   |  |  |
|               |   |                                 |                                 |   |  |  |

(Continued)

(Continued)

| Pin name   | Function name               | Initial value  |                                 | In sleep state  | In stop state  |                                    |
|------------|-----------------------------|--|---------------------------------|---|--|------------------------------------|
|            |                             | INITX = "L"  | INITX = "H"                     |   | HIZ = 0  | HIZ = 1                            |
| PD0        | PD0/TIN0/ATGX               | Output<br>Hi-Z input<br>enabled  | Output<br>Hi-Z input<br>enabled | P :<br>Immediately<br>preceding<br>status held<br>F :<br>Normal<br>operation<br>performed | P :<br>Immediately<br>preceding<br>status held<br>F :<br>Output held or<br>Hi-Z ,<br>input enabled | Output Hi-Z<br>internal input held |
| PD1        | PD1/TOT0                    |  |                                 |   |  |                                    |
| PD2        | PD2/SIN0                    |  |                                 |   |  |                                    |
| PD3        | PD3/SOT0                    |  |                                 |   |  |                                    |
| PD4        | PD4/SCK0                    |  |                                 |   |  |                                    |
| PD5        | PD5/SIN1                    |  |                                 |   |  |                                    |
| PD6        | PD6/SOT1                    |  |                                 |   |  |                                    |
| PD7        | PD7/SCK1                    |  |                                 |   |  |                                    |
| PE0        | PE0/SIN2                    |  |                                 |   |  |                                    |
| PE1        | PE1/SOT2                    |  |                                 |   |  |                                    |
| PE2        | PE2/SCK2                    | Output Hi-Z/<br>selecting interrupt<br>function, and input<br>enabled when<br>interrupt is allowed<br>during ENIR<br>internal input held |                                 |   |  |                                    |
| PF0 to PF7 | PF0 to PF7/<br>INT0 to INT7 |  |                                 |   |  |                                    |

# MB91210 Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

| Parameter                                | Symbol             | Rating         |                | Unit | Remarks                 |
|--|--------------------|----------------|----------------|------|-------------------------|
|  |                    | Min            | Max            |      |                         |
| Power supply voltage                     | $V_{CC}$           | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    |                         |
|  | $AV_{CC}$          | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | $AV_{CC} = V_{CC}^{*1}$ |
|  | $AV_{RH}$          | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | $AV_{CC} \geq AV_{RH}$  |
| Input voltage                            | $V_I$              | $V_{SS} - 0.3$ | $V_{CC} + 0.3$ | V    |                         |
| Output voltage                           | $V_O$              | $V_{SS} - 0.3$ | $V_{CC} + 0.3$ | V    |                         |
| Maximum clamp current                    | $I_{CLAMP}$        | - 2.0          | + 2.0          | mA   | *5                      |
| Total maximum clamp current              | $\Sigma I_{CLAMP}$ | —              | 20             | mA   | *5                      |
| "L" level maximum output current*2       | $I_{OL1}$          | —              | 8              | mA   |                         |
| "L" level average output current*3       | $I_{OLAV1}$        | —              | 2              | mA   |                         |
| "L" level total maximum output current   | $\Sigma I_{OL1}$   | —              | 64             | mA   |                         |
| "L" level total average output current*4 | $\Sigma I_{OLAV1}$ | —              | 25             | mA   |                         |
| "H" level maximum output current*2       | $I_{OH1}$          | —              | - 8            | mA   |                         |
| "H" level average output current*3       | $I_{OHAV1}$        | —              | - 2            | mA   |                         |
| "H" level total maximum output current   | $\Sigma I_{OH1}$   | —              | - 64           | mA   |                         |
| "H" level total average output current*4 | $\Sigma I_{OHAV1}$ | —              | - 25           | mA   |                         |
| Power consumption                        | $P_D$              | —              | 500            | mW   |                         |
| Operating temperature                    | $T_a$              | - 40           | + 105          | °C   | Single-chip mode        |
| Storage temperature                      | $T_{stg}$          | - 55           | + 150          | °C   |                         |

\*1: Caution must be taken that  $AV_{CC}$  does not exceed  $V_{CC}$  upon power-on and under other circumstances.

\*2: The maximum output current defines the peak current value of each of the corresponding pins.

\*3: The average output current defines the average value of the current (100 ms) which passes through each of the corresponding pins. The average value represents a value calculated by multiplying the operating current by the operating rate.

\*4: The total average output current defines the average value of the current (100 ms) which passes through all the corresponding pins. The average value represents a value calculated by multiplying the operating current by the operating rate.

\*5: • Corresponding pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P64, P70 to P77, P80 to P85, P90 to P97, PA0 to PA7, PB0 to PB7, PC0 to PC7, PD0 to PD7, PE0 to PE2, PF0 to PF7

• Use within recommended operating conditions.

• Use at DC voltage (current).

• The + B signal should always be applied a limiting resistor placed between the + B signal and the microcontroller.

• The value of the limiting resistor should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.

• Note that, when the microcontroller drive current is low as in low power consumption mode, the + B input potential can increase the potential at the VCC pin via a protection diode, possibly affecting other devices.


(Continued)

(Continued)

- Note that, if the + B input exists when the microcontroller is off (not fixed at 0 V), power is supplied through the pin, possibly causing the microcontroller to operate imperfectly.  
Note that, if the + B input exists when the power supply is turned on, power is supplied through the pin, possibly resulting in a power-supply voltage at which a power-on reset does not work.
- Be careful not to let the + B input pin open.
- Note that the analog I/O pins (such as the LCD drive and comparator input pins) other than the A/D input pin cannot input + B.

## • Recommended example circuit

- Input/output equivalent circuits



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB91210 Series


## 2. Recommended operation condition

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter             | Symbol                | Value                               |       | Unit               | Remarks   |
|-----------------------|-----------------------|-------------------------------------|-------|--------------------|---|
|                       |                       | Min                                 | Max   |                    |   |
| Power supply voltage  | $V_{CC}$<br>$AV_{CC}$ | 3.5                                 | 5.5   | V                  | Normal operation  |
|                       | $V_{CC}$              | 3.0                                 | 5.5   | V                  | RAM data retention at STOP operation  |
| Smoothing capacitor*  | $C_s$                 | 1<br>(within tolerance $\pm 50\%$ ) |       | $\mu\text{F}$      | Use a ceramic capacitor or a capacitor with similar frequency characteristics.<br>Use a bypass capacitor for the VCC pin, which has larger than $C_s$ . |
| Operating temperature | $T_a$                 | - 40                                | + 105 | $^{\circ}\text{C}$ | Single-chip mode  |

\* : For how to connect the smoothing capacitor  $C_s$ , see the figure below.

### • C Pin Connection Diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 3. DC Specifications

(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter               | Symbol      | Pin name   | Condition               | Value               |     |                     | Unit | Remarks                    |
|-------------------------|-------------|------------|-------------------------|---------------------|-----|---------------------|------|----------------------------|
|                         |             |            |                         | Min                 | Typ | Max                 |      |                            |
| "H" level input voltage | $V_{IHS}$   | —          | —                       | $0.8 \times V_{CC}$ | —   | $V_{CC} + 0.3$      | V    | CMOS automotive input      |
|                         | $V_{IHC}$   | —          | —                       | $0.7 \times V_{CC}$ | —   | $V_{CC} + 0.3$      | V    | CMOS Schmitt input         |
|                         | $V_{IHM}$   | MD0 to MD3 | —                       | $V_{CC} - 0.3$      | —   | $V_{CC} + 0.3$      | V    |                            |
|                         | $V_{IHI}$   | INITX      | —                       | $0.8 \times V_{CC}$ | —   | $V_{CC} + 0.3$      | V    |                            |
| "L" level input voltage | $V_{ILS}$   | —          | —                       | $V_{SS} - 0.3$      | —   | $0.5 \times V_{CC}$ | V    | CMOS automotive input      |
|                         | $V_{ILC}$   | —          | —                       | $V_{SS} - 0.3$      | —   | $0.3 \times V_{CC}$ | V    | CMOS Schmitt input         |
|                         | $V_{ILM}$   | MD0 to MD3 | —                       | $V_{SS} - 0.3$      | —   | $V_{SS} + 0.3$      | V    |                            |
|                         | $V_{ILI}$   | INITX      | —                       | $V_{SS} - 0.3$      | —   | $0.2 \times V_{CC}$ | V    |                            |
| Power supply current    | $I_{CC}$    | VCC        | *1                      | —                   | 40  | 60                  | mA   | Normal operation *7        |
|                         |             |            | Ta = +25 °C             | —                   | 2   | 3                   | mA   | PLL stop operation (2 MHz) |
|                         |             |            | Ta = +105 °C            | —                   | 2.6 | 4                   | mA   |                            |
|                         | $I_{CCS}$   | VCC        | *2                      | —                   | 28  | 42                  | mA   | SLEEP operation *7         |
|                         | $I_{CCL}$   | VCC        | *3                      | —                   | 150 | 300                 | μA   | Sub-operation *7           |
|                         | $I_{CCR32}$ | VCC        | *4                      | —                   | 80  | 200                 | μA   | 32 kHz clock operation     |
|                         | $I_{CCR4}$  | VCC        | *5                      | —                   | 800 | 1200                | μA   | 4 MHz clock operation      |
| $I_{CCH}$               | VCC         | *6         | —                       | 70                  | 150 | μA                  | STOP |                            |
| Input leakage current   | $I_{IL}$    | —          | —                       | -5                  | —   | +5                  | μA   | All input pins             |
| Input capacity          | $C_{IN}$    | —          | —                       | —                   | 5   | 15                  | pF   |                            |
| Pull-up resistance      | $R_{UP}$    | —          | —                       | 25                  | 50  | 100                 | kΩ   | All ports and INITX        |
| Pull-down resistance    | $R_{DOWN}$  | —          | —                       | 25                  | 50  | 100                 | kΩ   | All ports, MD3, MD2*8      |
| Output H voltage        | $V_{OH}$    | —          | $I_{OH} = -2\text{ mA}$ | $V_{CC} - 0.5$      | —   | —                   | V    | All ports                  |
| Output L voltage        | $V_{OL}$    | —          | $I_{OL} = 2\text{ mA}$  | —                   | —   | 0.4                 | V    | All ports                  |

\*1 : CLKB = 40 MHz, CLKP = 20 MHz, CLKT = 10 MHz, CANCLK = 10 MHz

\*2 : Under \*2, CPU stopped.

\*3 : CLKB = CLKP = CLKT = CANCLK = 32 kHz, Ta = +25 °C

\*4 : CPU/peripheral circuit operation stopped, main oscillation stopped, 32 kHz clock operation, Ta = +25 °C

\*5 : CPU/peripheral circuit operation stopped, sub-oscillation stopped, 4 kHz clock operation, Ta = +25 °C

\*6 : CPU/peripheral circuit operation stopped, all oscillation circuits stopped, Ta = +25 °C

\*7 : The current consumption in normal operation/SLEEP mode, is the value at the maximum operation of the peripheral circuit.

\*8 : Only MB91213A


# MB91210 Series

## 4. AC Specifications

### (1) Clock timing


(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter                             | Symbol           | Pin name | Condition | Value |        |     | Unit          | Remarks  |
|---------------------------------------|------------------|----------|-----------|-------|--------|-----|---------------|--|
|                                       |                  |          |           | Min   | Typ    | Max |               |  |
| Frequency of source oscillation clock | $F_C$            | X0, X1   | —         | —     | 4      | 16  | MHz           |  |
|                                       | $F_{CA}$         | X0A, X1A |           | —     | 32.768 | 100 | kHz           | MB91213A/F213A/<br>F218S                         |
|                                       |                  |          |           | —     | 32.768 | —   | kHz           | MB91F211B  |
| Source oscillation clock cycle time   | $t_{CYL}$        | X0, X1   | —         | 62.5  | 250    | —   | ns            |  |
|                                       | $t_{CYLL}$       | X0A, X1A |           | 10    | 30.5   | —   | $\mu\text{s}$ |  |
| Input clock pulse width               | $P_{WH}, P_{WL}$ | X0       | —         | 30    | —      | —   | ns            | The duty ration normally ranges from 40% to 60%. |
| Input clock rise/fall time            | $t_{cr}, t_{cf}$ | X0       | —         | —     | —      | 5   | ns            | When external clock is used                      |
| Frequency of internal clock operation | $F_{CP}$         | —        | —         | —     | —      | 40  | MHz           | When main clock and PLL clock is used.           |
| Internal operation clock cycle time   | $t_{CP}$         | —        | —         | 25    | —      | —   | ns            | When main clock and PLL clock is used.           |



## • Operation guarantee range

Relation between internal operation clock frequency and power supply voltage



Note : PLL operation stabilizing wait time should be set to 600  $\mu$ s or more.

Relation between oscillation clock frequency and internal operation clock (example)

Source oscillation (4 MHz)

| Divider    | 1/2             | 1/4             | 1/8             |
|------------|-----------------|-----------------|-----------------|
| Multiplier | F <sub>CP</sub> | F <sub>CP</sub> | F <sub>CP</sub> |
| 1          | –               | –               | –               |
| 2          | –               | –               | 8 MHz           |
| 4          | –               | 16 MHz          | 16 MHz          |
| 6          | –               | 24 MHz          | –               |
| 8          | 32 MHz          | 32 MHz          | –               |
| 10         | 40 MHz          | –               | –               |

Source oscillation (5 MHz)

| Divider    | 1/2             | 1/4             | 1/8             |
|------------|-----------------|-----------------|-----------------|
| Multiplier | F <sub>CP</sub> | F <sub>CP</sub> | F <sub>CP</sub> |
| 1          | –               | –               | –               |
| 2          | –               | –               | 10 MHz          |
| 4          | –               | 20 MHz          | –               |
| 6          | –               | 30 MHz          | –               |
| 8          | 40 MHz          | –               | –               |
| 10         | –               | –               | –               |

Source oscillation (10 MHz)

| Divider    | 1/2             | 1/4             | 1/8             |
|------------|-----------------|-----------------|-----------------|
| Multiplier | F <sub>CP</sub> | F <sub>CP</sub> | F <sub>CP</sub> |
| 1          | –               | –               | 10 MHz          |
| 2          | –               | 20 MHz          | –               |
| 4          | 40 MHz          | –               | –               |
| 6          | –               | –               | –               |
| 8          | –               | –               | –               |
| 10         | –               | –               | –               |

Source oscillation (16 MHz)




| Divider    | 1/2             | 1/4             | 1/8             |
|------------|-----------------|-----------------|-----------------|
| Multiplier | F <sub>CP</sub> | F <sub>CP</sub> | F <sub>CP</sub> |
| 1          | –               | 16 MHz          | 16 MHz          |
| 2          | 32 MHz          | 32 MHz          | –               |
| 4          | –               | –               | –               |
| 6          | –               | –               | –               |
| 8          | –               | –               | –               |
| 10         | –               | –               | –               |

–: Prohibited




# MB91210 Series

AC specifications are defined by the following measurement standard voltage values:

| Input signal waveform  | Output signal waveform   |
|--|--|
| <p>Hysteresis input pin</p>               | <p>Output pin</p>  |
| <p>Hysteresis input pin (Automotive)</p>  |  |



Example oscillation circuit



## (2) Reset input

(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter        | Symbol     | Pin name | Condition | Value                   |     | Unit | Remarks                        |
|------------------|------------|----------|-----------|-------------------------|-----|------|--------------------------------|
|                  |            |          |           | Min                     | Max |      |                                |
| INITX input time | $t_{INTL}$ | INITX    | —         | 500                     | —   | ns   | Upon power-on and in stop mode |
|                  |            |          |           | $2^{17} \times t_{CYL}$ | —   | ms   |                                |




# MB91210 Series

## [External reset input specifications (INITX) and internal reset signal cancellation timing]

- When an external reset input is generated, a maximum of 256 tcp is designed to be spent until it reaches the internal reset signal to transmit all reset signals to the internal logic.  
(Max 6.4  $\mu$ s at 40 MHz)
- The following chart shows how to set the timing for instruction execution start (start of application operation) after external reset input.

Time from external reset input to instruction start = Max 256 tcp + 61 tcp


### • Timing Chart



### (3) Power-on Conditions

(Ta : Recommended operating conditions; V<sub>SS</sub> = 0.0 V)


| Parameter                  | Symbol           | Pin name | Condition | Value |     | Unit | Remarks                     |
|----------------------------|------------------|----------|-----------|-------|-----|------|-----------------------------|
|                            |                  |          |           | Min   | Max |      |                             |
| Power supply rising time   | t <sub>R</sub>   | VCC      | —         | 0.05  | 30  | ms   | —                           |
| Power supply start voltage | V <sub>OFF</sub> |          |           | —     | 0.2 | V    | —                           |
| Power supply peak voltage  | V <sub>ON</sub>  |          |           | 3.5   | —   | V    | —                           |
| Power supply cut-off time  | t <sub>OFF</sub> |          |           | 50    | —   | ms   | Due to repetitive operation |



### (4) Power supply drop time, power supply voltages and external reset input to retain RAM data.

Satisfy the following reset input standard to retain the RAM data used in the single chip mode.

| V <sub>CC</sub> (V)   | Voltage drop time | External reset input standard (INITX) |
|-----------------------|-------------------|---------------------------------------|
| 3.5 V → 3.0 V dropped | Min 256 tcp       | Min 256 tcp                           |



# MB91210 Series


## (5) UART Timing

(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )


| Parameter                       | Symbol     | Pin name   | Condition   | Value      |                              | Unit | Remarks                             |
|---------------------------------|------------|------------|---|------------|------------------------------|------|-------------------------------------|
|                                 |            |            |   | Min        | Max                          |      |                                     |
| Serial clock cycle time         | $t_{SCYC}$ | SCK        | Output pin,<br>$C_L = 30\text{ pF} + 1 \times \text{TTL}$ | $8 t_{CP}$ | —                            | ns   | For internal<br>shift clock<br>mode |
| SCK ↓ → SOT<br>delay time       | $t_{SLOV}$ | SCK<br>SOT |   | - 80       | + 80                         | ns   |                                     |
| Valid SIN → SCK ↑               | $t_{IVSH}$ | SCK<br>SIN |   | 100        | —                            | ns   |                                     |
| SCK ↑ →<br>Valid SIN hold time  | $t_{SHIX}$ |            |   | 60         | —                            | ns   |                                     |
| Serial clock "H" pulse<br>width | $t_{SHSL}$ | SCK        | Output pin,<br>$C_L = 30\text{ pF} + 1 \times \text{TTL}$ | $4 t_{CP}$ | —                            | ns   | For external<br>shift clock<br>mode |
| Serial clock "L" pulse<br>width | $t_{SLSH}$ |            |   | $4 t_{CP}$ | —                            | ns   |                                     |
| SCK ↓ → SOT<br>delay time       | $t_{SLOV}$ | SCK<br>SOT |   | —          | $2 \times$<br>$CLKP +$<br>60 | ns   |                                     |
| Valid SIN → SCK ↑               | $t_{IVSH}$ | SCK<br>SIN |   | 60         | —                            | ns   |                                     |
| SCK ↑ →<br>Valid SIN hold time  | $t_{SHIX}$ |            | 60  | —          | ns                           |      |                                     |

Note: These are AC characteristics for CLK synchronous mode.  
 $C_L$  is a load capacitance connected to pins during testing.

- For internal shift clock mode



- For external shift clock mode




# MB91210 Series

## (6) Timer Input Timing

(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter         | Symbol                   | Pin name                   | Condition | Value      |     | Unit |
|-------------------|--------------------------|----------------------------|-----------|------------|-----|------|
|                   |                          |                            |           | Min        | Max |      |
| Input pulse width | $t_{TIWH}$<br>$t_{TIWL}$ | TIN0 to TIN2<br>IN0 to IN7 | —         | $4 t_{CP}$ | —   | ns   |

### • Timer Input Timing




## (7) External Interrupt Timing

(Ta: Recommended operating conditions;  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter         | Symbol                  | Pin name      | Condition | Value      |     | Unit          |
|-------------------|-------------------------|---------------|-----------|------------|-----|---------------|
|                   |                         |               |           | Min        | Max |               |
| Input pulse width | $t_{INTH}$ , $t_{INTL}$ | INT0 to INT15 | —         | $3 t_{CP}$ | —   | ns            |
|                   |                         |               | STOP mode | 1.0        | —   | $\mu\text{s}$ |

### • External Interrupt Input Timing



## 5. Flash Memory Write/Erase Characteristics

| Parameter           | Condition           | Value |     |     | Unit  | Remarks   |
|---------------------|---------------------|-------|-----|-----|-------|---|
|                     |                     | Min   | Typ | Max |       |   |
| Sector erase time   | —                   | —     | 0.9 | 3.6 | s     | Exclusive of internal write time prior to erase |
| Word write time     | —                   | —     | 23  | 370 | μs    | Exclusive of overhead time at system level      |
| Chip write time     | —                   | —     | 6.2 | 102 | s     | Exclusive of overhead time at system level      |
| Erase/write cycle   | —                   | 10000 | —   | —   | cycle |   |
| Data retention time | Average Ta= + 85 °C | 20*   | —   | —   | year  |   |

\*: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).



# MB91210 Series

## 6. A/D Converter Electrical Characteristics

(Ta : Recommended operating conditions; V<sub>CC</sub> = 3.5 V to 5.5 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

| Parameter                       | Symbol           | Pin name    | Value                     |                           |                           | Unit | Remarks  |
|---------------------------------|------------------|-------------|---------------------------|---------------------------|---------------------------|------|--|
|                                 |                  |             | Min                       | Typ                       | Max                       |      |  |
| Resolution                      | —                | —           | —                         | —                         | 10                        | bit  |  |
| Total error                     | —                | —           | —                         | —                         | ± 3.0                     | LSB  |  |
| Non-linear error                | —                | —           | —                         | —                         | ± 2.5                     | LSB  |  |
| Differential linearity error    | —                | —           | —                         | —                         | ± 1.9                     | LSB  |  |
| Zero transition voltage         | V <sub>OT</sub>  | AN0 to AN31 | AV <sub>SS</sub> – 1.5LSB | AV <sub>SS</sub> + 0.5LSB | AV <sub>SS</sub> + 2.5LSB | V    | 1LSB = (AVRH-AV <sub>SS</sub> )/1024                     |
| Full-scale transition voltage   | V <sub>FST</sub> | AN0 to AN31 | AVRH – 3.5LSB             | AVRH – 1.5LSB             | AVRH + 0.5LSB             | V    |  |
| Sampling time                   | t <sub>SMP</sub> | —           | 1.1                       | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 4.5 V to 5.5 V*1    |
|                                 |                  |             | 1.65                      | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 3.5 V to 4.5 V*5    |
| Compare time                    | t <sub>CMP</sub> | —           | 1.1                       | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 4.5 V to 5.5 V*2    |
|                                 |                  |             | 2.2                       | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 3.5 V to 4.5 V*6    |
| A/D conversion time             | t <sub>CNV</sub> | —           | 2.2                       | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 4.5 V to 5.5 V*3    |
|                                 |                  |             | 3.85                      | —                         | —                         | μs   | V <sub>CC</sub> = AV <sub>CC</sub> = 3.5 V to 4.5 V*7    |
| Analog port input current       | I <sub>AIN</sub> | AN0 to AN31 | —                         | —                         | 10                        | μA   | V <sub>AVSS</sub> ≤ V <sub>AIN</sub> ≤ V <sub>AVCC</sub> |
| Analog input voltage            | V <sub>AIN</sub> | AN0 to AN31 | 0                         | —                         | AVRH                      | V    |  |
| Standard voltage                | AVRH             | AVRH        | 4.0                       | —                         | AV <sub>CC</sub>          | V    |  |
| Power supply current            | I <sub>A</sub>   | AVCC        | —                         | 2.4                       | 4.7                       | mA   |  |
|                                 | I <sub>AH</sub>  |             | —                         | —                         | 5                         | μA   | *4   |
| Standard voltage supply current | I <sub>R</sub>   | AVRH        | —                         | 600                       | 900                       | μA   | V <sub>AVRH</sub> = 5.0 V                                |
|                                 | I <sub>RH</sub>  |             | —                         | —                         | 5                         | μA   | *4   |
| Variation between channels      | —                | AN0 to AN31 | —                         | —                         | 4                         | LSB  |  |

\*1 : When F<sub>CP</sub> is 40 MHz : t<sub>SMP</sub> = (R<sub>ext</sub> + R<sub>in</sub>) × C<sub>in</sub> × 7 = ST × CLKP cycle = 2 Ch × 25 ns = 1.1 μs

\*2 : When F<sub>CP</sub> is 40 MHz : t<sub>CMP</sub> = CKIN × 11 = CT × CLKP cycle × 11 = 4 h × 25 ns × 11 = 1.1 μs

\*3 : This represents the conversion time per channel when t<sub>SMP</sub> and t<sub>CMP</sub> are selected while F<sub>CP</sub> is 40 MHz.

(Continued)

(Continued)

\*4: This defines the power supply current when the A/D converter is not in operation and the CPU is stopped (at " $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$ ")


\*5 : When  $F_{CP}$  is 20 MHz :  $t_{SMP} = (R_{ext} + R_{in}) \times C_{in} \times 7 = ST \times CLKP\text{ cycle} = 21h \times 50\text{ ns} = 1.65\text{ }\mu\text{s}$ .

\*6 : When  $F_{CP}$  is 20 MHz :  $t_{CMP} = CKIN \times 11 = CT \times CLKP\text{ cycle} \times 11 = 4\text{ h} \times 50\text{ ns} \times 11 = 2.2\text{ }\mu\text{s}$ .

\*7 : This represents the conversion time per channel when  $t_{SMP}$  and  $t_{CMP}$  are selected while  $F_{CP}$  is 20 MHz.

- Notes:
- As AVRH becomes smaller, the error becomes greater.
  - Use the output impedance  $r_s$  of the external circuit for analog input under the following conditions :  
Output impedance  $r_s$  of the external circuit = 4 k $\Omega$  (Max)
  - If the output impedance of the external circuit is too high, the sampling time of the analog voltage may not be sufficient.
  - When placing a DC blocking capacitor between the external circuit and input pin, set the capacitance to the value calculated by multiplying  $C_{SH}$  by several thousands as a guideline in order to minimize the impact from dividing voltage capacitance with  $C_{SH}$ .

## • Analog Input Equivalent Circuit



## ■ TERM DEFINITIONS

### Resolution

Level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, the analog voltage can be resolved into  $2^{10} = 1024$ .

### Total error

Difference between actual and theoretical values, which is a total value derived from an offset error, gain error, non-linearity error and noise.


### Linearity error

Deviation between the value along a straight line connecting the zero transition point (“00 0000 0000”  $\leftrightarrow$  “00 0000 0001”) of a device and the full-scale transition point (“11 1111 1110”  $\leftrightarrow$  “11 1111 1111”) compared with the actual conversion values obtained.

### Differential linearity error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• 10-bit A/D Converter- Conversion Characteristics



$N$  = A/D converter digital output value.

$V_{0T}$  =  $AV_{SS} + 0.5LSB$  [V] (Theoretical value)

$V_{FST}$  =  $AV_{RH} - 1.5LSB$  [V] (Theoretical value)

$V_{NT}$ : Transition voltage of digital output from  $(N-1)_H$  to  $N_H$

$$\text{Linearity error} = \frac{V_{NT} - (1LSB \times N + V_{0T})}{1LSB} \text{ [LSB]}$$


$$\text{Differential linearity error} = \frac{V_{(N+1)T} - V_{NT}}{1LSB} - 1 \text{ [LSB]}$$


# MB91210 Series

## ■ ORDERING INFORMATION

| Part No.          | Package                                |
|-------------------|--|
| MB91F211BPMC-GSE1 | 100-pin plastic LQFP<br>(FPT-100P-M20) |
| MB91213APMC-GSE1  | 144-pin plastic LQFP<br>(FPT-144P-M08) |
| MB91F213APMC-GSE1 | 144-pin plastic LQFP<br>(FPT-144P-M08) |
| MB91F218SPMC-GTE1 | 144-pin plastic LQFP<br>(FPT-144P-M08) |
| MB91V210PB-ESE1   | 420-pin plastic PBGA<br>(BGA-420P-M01) |

## PACKAGE DIMENSION

|   |                                |                       |
|---|--------------------------------|-----------------------|
| <p>100-pin plastic LQFP</p>  <p>(FPT-100P-M20)</p> | Lead pitch                     | 0.50 mm               |
|   | Package width × package length | 14.0 mm × 14.0 mm     |
|   | Lead shape                     | Gullwing              |
|   | Sealing method                 | Plastic mold          |
|   | Mounting height                | 1.70 mm Max           |
|   | Weight                         | 0.65 g                |
|   | Code (Reference)               | P-LFQFP100-14×14-0.50 |





Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/package/en-search/>

(Continued)

# MB91210 Series

(Continued)

|   |                                |                       |
|---|--------------------------------|-----------------------|
| <p>144-pin plastic LQFP</p>  <p>(FPT-144P-M08)</p> | Lead pitch                     | 0.50 mm               |
|   | Package width × package length | 20.0 × 20.0 mm        |
|   | Lead shape                     | Gullwing              |
|   | Sealing method                 | Plastic mold          |
|   | Mounting height                | 1.70 mm MAX           |
|   | Weight                         | 1.20g                 |
|   | Code (Reference)               | P-LFQFP144-20×20-0.50 |



Please confirm the latest Package dimension by following URL.  
<http://edevic.fujitsu.com/package/en-search/>

## ■ MAIN CHANGES IN THIS EDITION

| Page | Section            | Change Results  |
|------|--------------------|---|
| 17   | ■ HANDLING DEVICES | Added the item of “• Serial Communication”  |
| 21   | ■ MODE SETTINGS    | Corrected the figure of “Detailed description of mode data”<br>bit31, bit30, bit29, bit28, bit27, bit26, bit25, bit24 →<br>bit7, bit6, bit5bit4, bit3, bit2, bit1, bit0 |

The vertical lines marked in the left side of the page show the changes.



# MB91210 Series

## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome,  
Shinjuku-ku, Tokyo 163-0722, Japan  
Tel: +81-3-5322-3347 Fax: +81-3-5322-3387  
<http://jp.fujitsu.com/fml/en/>

*For further information please contact:*

### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.  
1250 E. Arques Avenue, M/S 333  
Sunnyvale, CA 94085-5401, U.S.A.  
Tel: +1-408-737-5600 Fax: +1-408-737-5999  
<http://www.fma.fujitsu.com/>

### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD.  
151 Lorong Chuan,  
#05-08 New Tech Park 556741 Singapore  
Tel : +65-6281-0770 Fax : +65-6281-0220  
<http://www.fmal.fujitsu.com/>

### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH  
Pittlerstrasse 47, 63225 Langen, Germany  
Tel: +49-6103-690-0 Fax: +49-6103-690-122  
<http://emea.fujitsu.com/microelectronics/>

### FUJITSU MICROELECTRONICS SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),  
Shanghai 200002, China  
Tel : +86-21-6146-3688 Fax : +86-21-6335-1605  
<http://cn.fujitsu.com/fmc/>

### Korea

FUJITSU MICROELECTRONICS KOREA LTD.  
206 Kosmo Tower Building, 1002 Daechi-Dong,  
Gangnam-Gu, Seoul 135-280, Republic of Korea  
Tel: +82-2-3484-7100 Fax: +82-2-3484-7111  
<http://kr.fujitsu.com/fmk/>

### FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,  
Tsimshatsui, Kowloon, Hong Kong  
Tel : +852-2377-0226 Fax : +852-2376-3269  
<http://cn.fujitsu.com/fmc/en/>

Specifications are subject to change without notice. For further information please contact each office.

### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.